مجلة فصلية أكاديمية محكَّمة تعنى بنشر البحوث والدراسات القانونية والشرعية



تصدر عن مجلس النشر العلمي - جامعة الكويت

رئيس التحرير الدكتور/ فيصل عبدالله الكندري

صدر العدد الأول في يناير ١٩٧٧

الاشتراكات

في الدول الأجنبية	في الدول العربية	في الكويت	
10 دولارا	لا دنانيـــر	۳ دئانیسىر	الأفسراد
• 7 دولارا	ا دینساراً	ا دینسارا	المؤسسات

توجه جميع المراسلات إلى رئيس التحرير على العنوان الآتي: مجلة الحقوق - جامعة الكويت صب: ١٤٩٨٥ الشويخ - ب 70460 الكويت تلفون: ٢٤٨٣٥٧٨٩ - ٢٤٨٤٧٨١٤ فاكس: ٢٤٨٣١١٤٣

E.mail: jol@ku.edu.kw

عنوان المجلة في شبكة الإنترنت http://www.pubcouncil.kuniv.edu.kw/jol

ISSN 1029 - 6069

تصميم جوامع رقمية معلمة ، سالبة الثنائية وباستقطاب مشفّر ضوئي وذلك بإستعمال مفاتيح مزيلة التضاعف – غير متماثلة وضوئية بالكامل بموجات التراهرتز

عبدالله شري، نبيل خشاب و على حاجيه جامعة الكويت ، كلية الهندسة والبترول ، قسم الهندسة الكهربائية ص.ب 5969 الصفاة 13060 الكويت

خلاصة

هذه المقالة تتقدم بتصميم جديد لجوامع ضوئية بإستخدام نظام تشفير استقطابي . وهذا النظام هو عكس التمثيل العددي للأرقام المعلمة السالبة والتي تعتمد على تشفير شدة الضوء.

وبإستعمال هذه الطريقة المقترحة للتشفير الإستقطابي ينتج عنها دوائر ذات فعالية أكبر من حيث تقليل عدد البوابات المستعملة وتقليل الإعاقة في الدوائر .

في هذه المقالة نقترح ثلاث جوامع ضوئية بالكامل بإستعمال مفرق شعاع إستقطابي ومغير الاستقطاب وموحد الشعاع . والنتائج تظهر بأن الدوائر المقترحة تقلل نسبة عدد البوابات بـ 51.7 % و 45.5 % و 21 % . وتزيد سرعتها بنسبة 44.4 % و 42.9 % و 40 % بالمقارنة مع الدوائر التي تعتمد تشفير شدة الضوء .

All-optical polarization-encoded negabinary signed-digit adder designs using terahertz-optical-asymmetric-demultiplexer switches

A. K. CHERRI*, N. I. KHACHAB AND A. T. HAJJIAH

Kuwait University, College of Engineering & Petroleum, Department of Electrical Engineering, P. O. Box 5969, Safat 13060; Kuwait. Tel: 965 2498 7367, Fax: 965 2481 7451 E-mails: abdallah.cherri@ku.edu.kw; nabil.khachab@ku.edu.kw; ali.hajjiah@ku.edu.kw. * Corresponding Author

ABSTRACT

In contrast to intensity-encoded negabinary modified signed-digit number representation, a polarization-encoding scheme is proposed to design all-optical adders. The utilization of the proposed polarization-encoding produces more efficient circuits in terms of gates numbers and circuit delays. Three all-optical adder circuits are designed using Terahertz-Optical-Asymmetric-Demultiplexer (TOAD) switches, polarization beam splitters, polarization converters, and beam combiners. It will be shown that the proposed circuits utilize 51.7%, 45.5%, and 21% less gates and they are faster by 44.4%, 42.9%, and 40%, respectively, than the corresponding intensity-encoded circuits.

Keywords: All-optical gates; intensity-encoding; negabinary signed-digit; polarization-encoding; terahertz-optical-asymmetric-demultiplexer.

INTRODUCTION

The desire to reach tremendous operation speed in the terahertz range geared researchers towards developing new optical devices. Owing to the benefits that photonics devices offer over its electronics counterparts, ultra response is promising along with huge increase in capacity (Mehra et al., 2012; Li et al., 2007; Stubkjaer, 2000; Schreicek et al., 2002; Vlachos et al., 2003). In the last decade and due to recent development in nonlinear optical materials, works and interests on optical computing have increased (Gosh et al., 2012; Gayen et al., 2011). In this regard, many researchers are exploring all-optical implementations for optical computing to avoid or eliminate the need to convert the optical signals to electronics signals and back to optical signals (Gayen et al., 2011). This is possible based on the nonlinear interaction of light waves with switching capability of more than 100 GHz (Mehra et al., 2012). For instance, various schemes such as ultra-fast nonlinear interferometric and interferometric wavelength converters (Garai & Mukhopadhyay , 2010), semiconductor optical amplifier (SOA)

waveguide based on a Michelson interferometer (Wang et al., 2006), and Mach-Zehnder interferometric (MZI) (Zhang et al., 2003) were reported. Further, optical gates based on terahertz optical asymmetric demultiplexing (TOAD) including SOA as the nonlinear element have attracted many interests due to its practical advantages (Li et al., 2007; Gayan et al., 2011; Dimitiadou & Zoiros, 2012). Attractive features of TOAD switches such as the extremely high operational speed, tremendous potential for integration with a wide variety of active and passive components, low power consumption, and high stability motivates researchers to realize various all-optical logic operations such as XOR, OR, and NOR as well as arithmetic operations (Kim et al., 2006; Gayen & Roy, 2008; Roy & Gayen, 2007).

In optical information processing and computing, intensity encoding scheme is used to represent the optical digits. Another encoding technique is wavelength or frequency encoding. Utilizing the polarization state of light is another alternative to represent the optical information.

On the other hand, an arithmetic optical computing system is more efficient when a non binary number representation is utilized to avoid the long carry/borrow bit propagation paths that exist during the binary arithmetic operations (Cherri, 1998; Chattopadhyay *et al.*, 2009; Al-zayed & Cherri, 2010; Song & Yan, 2012). Examples of some non binary number representation are the multiple-valued number and the redundant signed-digit number, which permit parallel arithmetic operations. In this regard, another competitive number representation system referred to as negabinary uses a negative base to handle bipolar data (Zohar, 1970; Zhang & Karim, 1998). Negabinary number representation was proposed to implement optical linear algebra processors-OLAP (Perlee & Casasent, 1986), optical complex matrix operation (Li *et al.*, 1994), optical one step adder (Zhang & Karim, 1998), and optical modular multiplication (Li *et al.*, 1999). Due to its redundancy, the NMSD has the potential to be used in implementing fast VLSI multipliers and dividers (Lakshmi & Dhar, 2011; Jaberipur & Parhami, 2008).

The negabinary number system, which uses radix r = (-2) as the base allows parallel operations at each digit position and thus, these operations are space-invariant. The original negabinary number system was recently improved to handle signed-digit (Li et al., 1999; Cherri & Kamal, 2004; Cherri, 2011) and is called negabinary modified signed-digit (NMSD). Both optoelectronics as well as all-optical implementations were reported. The all-optical implementation using MZI and the NMSD digits were encoded using intensity states of light. In this paper, TOAD switches along with the parallel NMSD number representation are utilized to design and realize more efficient all-optical arithmetic circuits using polarization-ending schemes for the NMSD digits. Three all-optical adder circuits are designed using TOAD switches, polarization beam splitters, polarization converters, and beam combiners. It will be shown that the three proposed circuits utilize much less gates and they are much faster than the

corresponding intensity-encoded adders. Design details for the proposed circuits are presented, where two-bit polarization-encoding scheme for each trinary NMSD digit is employed in order to fully utilize the switching property of the TOAD. The rest of the paper is organized as follows. Sections 2 and 3 briefly introduce the NMSD number system and the operation of the TOAD switch. Section 4 details the three proposed adder designs. Section 5 summarizes the results.

MODIFIED NEGABINARY SIGNED-DIGIT NUMBER

Originally, an *n*-bits negabinary number representation of a decimal number **B** is expressed as $B = \sum_{j=0}^{n-1} b_j (-2)^j$ with b_j is being logic '0' or '1'. The representation

uniquely represents the decimal number B. When adding/subtracting two negabinary numbers A and B, carry bits may propagate from the lower significant bit all the way to the most significant bit position (Perlee & Casasent, 1986; Li *et al.*, 1994). If twin carries to the next higher bits are allowed, then the carry propagation is restricted only to the next bit. Recently, we have introduced signed carries; i. e. negative as well as positive carries (Cherri & Kamal, 2004) to restrict the carry propagation process to only two neighbouring digit positions. Thus, the negabinary number representation was extended and referred to as negabinary modified signed-digit (NMSD) where the decimal number B is expressed as $P = \sum_{i=1}^{n-1} t_i \left(\frac{1}{2} \right)^{i}$ and by belongs to the set $\{1, 0, -1\}$

decimal number **B** is expressed as $B = \sum_{j=0}^{n-1} b_j (-2)^j$ and b_j belongs to the set $\{1, 0, \overline{1}\}$


where $\overline{1}$ denotes -1. This forces the NMSD to be a redundant number representation. For instance, (6)₁₀ can be represented as $[\overline{1}\ 010]_{NMSD}$ or as $[\overline{1}\ 010]_{NMSD}$ and (-6)₁₀= $[10\ \overline{1}\ 0]_{NMSD}$ or equivalently as $[0\ \overline{1}\ 10]_{NMSD}$. Note that a negative NMSD number is the NMSD complement of its positive number. Further, the addition rules of two NMSD numbers \boldsymbol{A} and \boldsymbol{B} are governed by the following three equations which generate three-step rules as shown in Figure 1 and Table 1 (Cherri & Kamal, 2004; Cherri, 2011):

$$Step1 \Rightarrow a_i + b_i = (-2)T_{i+1} + W_i$$

$$Step2 \Rightarrow T_i + W_i = (-2)T_{i+1} + W_i$$

$$Step3 \Rightarrow S_i = T_i + W_i$$

Note that Table 1 includes polarization-encoding for the NMSD digits that will be explained later. The first step generates intermediate transfer (T_{i+1}) and weight (W_i) digits whereas the second step produces second intermediate transfer (T_{i+1}) and weight (W_i) digits. Finally, the third step is applied to produce the resulting sum digits. The following example illustrates the addition rules of the NMSD representation:






Fig. 1. The NMSD addition: the classical three-step adder.

Table 1. The classical three-step NMSD addition rules: (a) Step1 rules; (b) Step2 rules; and (c) Step3 rules. Two-bit polarization-encoding is also included.

(a)

Input Digits Output Digits Polarization-encoding $A_i B_i$ W, T_{i+1} $a_i^V b_i^V a_i^H b_i^H$ VV000[0] 11 1 [H] V 0 0 0 1 [H] 1 [H] 10 1 [H] Ţ[H] 0 1 0 V 0 0 00 0[0]0[0]0000 [0]00[0] $1\overline{1}$ V00H $\overline{1}$ 1 0[0] 0 V H 0 0[0] $\overline{1}$ 0 0 H 01[V] 1[V] 1[V] $0\overline{1}$ 000H 1[V] $\overline{1}$ $\overline{1}$ 1[V] [0]0 00HH

(b)

Input Digits		Output Digits	
$T_i W_i$	Polarization-encoding $T_1^V W_i^V T_i^H W_i^H$	T_{i+1}	W_i^{\cdot}
1 1	V V 0 0	<u>1</u> [H]	0[0]
10	V 0 0 0	0[0]	1[V]
0 1	0 V 0 0	0[0]	1[V]
0 0	0000	0[0]	0[0]
$1\overline{1}$	V 0 0 H	0[0]	0[0]
$\overline{1}$ 1	0 V H 0	0[0]	0[0]
$\overline{1}$ 0	0 0 H 0	0[0]	<u> </u>
$0\overline{1}$	0 0 0 H	0[0]	<u>1</u> [H]
$\overline{1} \overline{1}$	0 0 H H	1[V]	0[0]

(c)

1.0	Input Digits	Output Digits
$T_i W_i$	Polarization-encoding $T_1^{'V}W_i^{'V}T_i^{'H}W_i^{'H}$	S_{i}
10	V 0 0 0	1[V]
0 1	0 V 0 0	1[V]
0 0	0 0 0 0	0[0]
$1\overline{1}$	V 0 0 H	0[0]
$\overline{1}$ 1	0 V H 0	0[0]
$\overline{1}$ 0	0 H 0	$\overline{1}$ [H]
0 1	0 0 0 H	$\overline{1}$ [H]

It is worth mentioning that the consecutive application of **Step1** and **Step2** computation rules guarantees that 11 or 11 digits do not appear at the same digit position in the third step, and consequently the carry propagation is eliminated. Further, the subtraction operation can be achieved by applying a complementing operation step first and then followed by the three computation steps rules for the addition. Moreover, due to the redundancy of the representation, one may obtain simpler addition rules by taking into consideration the current digits $A_i B_i$ and the lower digits $A_{i-1} B_{i-1}$ to directly produce the intermediate transfer (T_{i+1}) and weight (W_i) digits as shown in Figure 2.




Fig. 2. The NMSD addition: the flagged adder.

Next, T_{i+1} and W_i digits are added using **Step3** computation rules (see Table 2). In this regard, a flag bit " F_i " that has a value of 0 or $\overline{1}$ to classify the less significant pair of NMSD digits $A_{i-1}B_{i-1}$ into two groups is employed. In addition, a much simpler addition scheme may be achieved by considering the next lower digits $A_{i-2}B_{i-2}$ altogether with the current digits A_iB_i and the lower digits $A_{i-1}B_{i-1}$. These digits are put into groups to produce the sum digit O_i (see Figure 3 and Table 3).

Table 2. Two-bit polarization-encoding of the flagged NMSD addition: (a) the flag bit rules; (b) the first-step rules; and (c) the second-step rules.

(a)

	Input Digits	Flag Bit
NMSD $A_i B_i$	Polarization-encoding $a_{i-1}^V b_{i-1}^V a_{i-1}^H b_{i-1}^H$	F_{i-1}
1 1	V V 0 0	0
1 0	V 0 0 0	0
0 1	0 V 0 0	0
0 0	0000	0
$1\overline{1}$	V 0 0 H	1 [H]
<u>1</u> 1	0 V H 0	$\overline{1}$ [H]
$\overline{1}$ 0	0 0 H 0	$\overline{1}$ [H]
$0\overline{1}$	0 0 0 H	$\overline{1}$ [H]
$\overline{1} \overline{1}$	0 0 H H	1 [H]

(b)

Input Digits		Transfer/W	eight Digits
		$F_{i-1}=0$	$F_{i-1} = H$
NMSD A_iB_i	Polarization-encoding $a_i^V b_i^V a_i^H b_i^H$	$T_{i+1}^{'}W_{i}^{'}$	$T_{i+1}^{'}W_{i}^{'}$
1 1	V V 0 0	10 [V0]	10 [V0]
1 0	V 0 0 0	$0 \ \overline{1} \ [0H]$	11 [VV]
0 1	0 V 0 0	$0 \ \overline{1} \ [0H]$	11 [VV]
0 0	0 0 0 0	00 [00]	00 [00]
$1\overline{1}$	V 0 0 H	00 [00]	00 [00]
$\overline{1}$ 1	0 V H 0	00 [00]	00 [00]
$\overline{1}$ 0	0 0 H 0	$\overline{1}$ $\overline{1}$ [HH]	01 [0V]
$0\overline{1}$	0 0 0 H	$\overline{1}$ $\overline{1}$ [HH]	01 [0V]
$\overline{1}$ $\overline{1}$	0 0 H H	$\overline{1}$ 0 [H0]	$\frac{1}{1}$ 0 [H0]

(c)

Input Digits		Output Digits
$\begin{array}{c} NMSD \\ T_i'W_i' \end{array}$	Polarization-encoding $T_i^{\ V}W_i^{\ V}T_i^{\ H}W_i^{\ H}$	S_{i}
1 0	V 0 0 0	1 [V]
0 1	0 V 0 0	1 [V]
0 0	0 0 0 0	0 [0]
$1\overline{1}$	V 0 0 H	0 [0]
$\overline{1}$ 1	0 V H 0	0 [0]
$\overline{1}$ 0	0 0 H 0	$\overline{1}$ [H]
0 1	0 0 0 H	$\overline{1}$ [H]

71




Fig. 3. The NMSD addition: the digit grouping adder.

Table 3. Digits grouping and computation rules NMSD addition; CP: current position; NLOP: next lower position; SLOP: second lower position.

 $G_1 = \overline{1} \overline{1}; G_2 = 0 \overline{1}, \overline{1} 0; G_3 = 00, 1 \overline{1}, \overline{1} 1; G_4 = 01, 10; G_5 = 11$

NMSD Digit Groups

CP Digit Groups	NLOP Digit Groups	SLOP Digit Groups
$a_i b_i$	$a_{i-l} b_{i-l}$	$a_{i-2}b_{i-2}$
$C_1 = G_2 + G_4;$	$N_1 = G_1; N_2 = G_2;$	$S_1 = G_1 + G_2 + G_3$
$C_2 = G_1 + G_3 + G_5;$	$N_3 = G_3$; $N_4 = G_4$;	$S_2 = G_4 + G_5$
$N_5 = G_5;$		
	NMSD Computation	on Rules
$C_{i}N_{i} \rightarrow 1$	$C_1N_5 \rightarrow \overline{1}$	$C_1N_3 \rightarrow 0$
$C_1 N_2 S_2 \rightarrow 1$	$C_{1}N_{4}S_{1} \rightarrow \overline{1}$	$C_1 N_2 S_1 \rightarrow 0$
$C_2N_4S_2 \rightarrow 1$	$C_2N_3 \rightarrow \overline{1}$	$C_1 N_4 S_2 \rightarrow 0$
	$C_2N_2S_1 \rightarrow \overline{1}$	$C_2N_4S_1 \rightarrow 0$
		$C_2N_2S_2 \rightarrow 0$
		$C_2N_1 \rightarrow 0$
		$C_2N_5 \rightarrow 0$

OPERATION OF TOAD-BASED OPTICAL SWITCH

TOAD switch was demonstrated by Sokoloff *et al.* (1993) as a promising competitor to other similar all-optical switches, which can be used in optical time–division multiplexed (OTDM) communication systems. Further, many researchers pointed out that this ultrafast switch can operate with low energy control signals and consequently it has the potential to be integrated on a chip (Glesk *et al.*, 2001; Houbavlis & Zoiros, 2004; Stubkjaer, 2000, Gayen *et al.*, 2011).

A TOAD consists of a loop mirror with an intra loop 2x2 coupler and a nonlinear element (NLE) which is offset from the loop's midpoint by a distance Δx as shown in Figure 4a. Sokoloff et al. (1993) explained the detailed operation of the switch, where a strong optical signal (control pulse - CP) is used to control another optical signal (incoming pulse - IP) through nonlinear interaction in a material based on interferometer setup. Recently, the reflected signal in the switch is used in addition to the transmitted one (Gayen & Roy, 2008). Briefly, the TOAD works as follows. When there is no CP signal, the IP signal enters the loop shown in Figure 4a and splits into two counterpropagating ones. These two signals now recombine and interfere at the input coupler and emerge as a single light at the lower port. However, if a strong CP light is injected into the loop, then it saturates the SOA and its index of refraction is changed. Consequently, the two IP counterpropagating signals will face differential phase shift, such that they will interfere and re-emerge or transmitted from the output port. At the two output ports (reflected and transmitted), a polarization or wavelength filter is used to block the optical CP signal and only pass the optical IP signal. Note that the optical CP (very short pulse) has sufficient energy to modify the optical property of the SOA element, whereas the two counter propagating IP signals do not. Further, in the absence of the CP signal, the input light exits from the lower port in the figure (no light is present in the upper port). However, when both CP and IP signals are present simultaneously, all light is directed towards the upper port in the figure (no light is present in the lower port). When there is no IP signal, both channels receive no light as the filter blocks the CP signal. A schematic block diagram for the TOAD switch is shown in Figure 4b.




Fig. 4. (a) TOAD-based optical switch; (b) schematic diagram of the switch.

POLARIZATION ENCODED TOAD-BASED NMSD ADDER CIRCUITS

In a previous work (Cherri, 2011), the trinary NMSD digits were encoded using intensity of light, where two-valued (two-bit) logic encoding was used and referred to as "sign" and "value" encoding $\langle s, v \rangle$. In this encoding scheme, the NMSD digits $\{\overline{1}, 0, 1\}$ are represented by $\{(1,1), (0,0), (0,1)\}$, respectively. In this section, we will show the implementation of the adder using polarization-encoding scheme where the digit set $\{\overline{1}, 0, 1\}$ are encoded using polarization states of light as horizontal, no light, and vertical, which are denoted as $\{H, 0, V\}$, respectively.

In a similar way to the $\langle s, v \rangle$ encoding, one may generate a two-bit encoding scheme using polarized beam splitters as shown in Figure 5. This encoding scheme is denoted as the $\langle H, V \rangle$ polarization encoding scheme. Therefore, the digits $A_i = \{\overline{1}, 0, 1\}$ are represented by two bits $a_i^V a_i^H = \{(0H), (00), (V0)\}$, respectively. Thus, to add two polarization-encoded NMSD digits aibi, one needs to incorporate four control signals representing the binary bits (polarized lights) $a_i^V b_i^V a_i^H b_i^H$. Next, the polarized-encoded bits will be used in two channels as input and control signals in the TOAD switches structure to design various parallel adders.




Fig. 5. Two-bit Polarization-encoding for the NMSD digits.

Circuit design 1: Classical three-step NMSD adder

Table 1 lists the $\langle H,V \rangle$ polarization encoding of the classical three-step NMSD adder. In this table, one can identify that some of the output digits are generated from entries (inputs) that have vertical polarization bits, while others are coming from horizontally polarized bits. Note that in the first three entries (the last three entries) $a_i^H b_i^H = 00$ ($a_i^V b_i^V = 00$). Thus, these entries distinguish between the two channels in step1 as shown in Table 1. Similar observations are applied for $T_i^H W_i^H$ and $T_i^V W_i^V$ for step2. In step3, the first two entries and the last two entries separate the two channels. By combining these entries in two different circuits, we will obtain the design shown in Figure 6 for the classical three-step adder where 14 gates are needed as well as 5 gate delays. In this figure, the symbol \bigoplus is used to denote a beam combiner. In addition, a polarization converter is used in front of some inputs to the TOAD switches since the two inputs lights to a TOAD must have different intensities or opposite light polarization states. Further, the entries in Table 1 are shown at the output ports of the TOAD switches.




Fig. 6. DESIGN 1: the classical three-step circuit. The symbol \bigoplus represents a beam combiner; PC denotes a polarization converter.

Circuit design 2: Flagged three-step NMSD adder

Table 2(a) identifies the minterms that generate the flagged bit $F_{i,l}$. Since $F_{i,l}$ is binary, there is no need to use the two-bit $\langle H,V \rangle$ polarization encoding for it. Here logic 1 is represented as horizontally polarized light. Notice that the flag bit $F_{i,l}$ is simply obtained by combining the a_{i-1}^H and b_{i-1}^H bits. In Table 2b, the transfer and weight digits are listed according to the value of the flag bit $F_{i,l}$ being 0 or H. In a similar manner to the previous design, the minterms are generated by combining $a_i^H b_i^H = (00)$ and $a_i^V b_i^V = (00)$. These minterms are directed as input and control signals to the first two TOAD switches shown in Figure 7. As seen in Table 2b, this flagged bit $F_{i,l}$ needs to be ANDed with the minterms $a_i^V b_i^V a_i^H b_i^H$ that produce the transfer $T_{i+1}^{V} W_i^{V}$ and weight $T_{i+1}^{H} W_i^H$ bits. Once these bits are generated, the final NMSD addition will be obtained according to the rules of Table 2c. Note that in this design, step 3 circuit of Design1 is the same as step 2 for this design. This design requires 10 gates and takes only four gate delay units for the addition. Figure 8 shows an alternative TOAD-based set up to realize the minterms needed in the addition of Table 2b.

Step 1 Step 2





Fig. 7. DESIGN 2: the flagged NMSD circuits.



Circuit design 3: Digits grouping NMSD adder

According to Cherri (2011), grouping of NMSD digits a_ib_i , $a_{i-1}b_{i-1}$, and $a_{i-2}b_{i-2}$ was demonstrated to produce a faster and more compact intensity-encoded NMSD adder. The digits a_ib_i , $a_{i-1}b_{i-1}$, $a_{i-2}b_{i-2}$ are all available in parallel, and consequently, they can be logically combined and routed to produce the output digits as shown in Figure 3. Table 3 lists the digit combinations (groups) that were considered to produce a fully parallel adder. Also, the table lists the computation rules to produce the sum O_i of the addition. As can be seen from Table 3, once we generate the $N_i^1, N_i^2, N_i^3, N_i^4, N_i^5$ terms, then the other two groups C_i and S_i can be realized. In Table 3, the current digits a_ib_i are divided into two groups $C_i^1 = \{N_i^2 + N_i^4\}$ and $C_i^2 = \{N_i^1 + N_i^3 + N_i^5\}$; and the digits $a_{i-2}b_{i-2}$ are grouped into two groups $S_{i-2}^1 = [N_{i-2}^1 + N_{i-2}^2 + N_{i-2}^5]$ and $S_{i-2}^2 = \{N_{i-2}^4 + N_{i-2}^5\}$. Then, these groups digits are routed to be combined (ORed) and then cascaded (ANDed) together to produce the computation rules:

$$\begin{split} O_i^V &= C_i^1 \big[N_{i-1}^1 + N_{i-1}^2 S_{i-2}^2 \big] + C_i^2 N_{i-1}^4 S_{i-2}^2 \\ O_i^H &= C_i^1 \big[N_{i-1}^5 + N_{i-1}^4 S_{i-2}^1 \big] + C_i^2 \big[N_{i-1}^3 + N_{i-1}^2 S_{i-2}^1 \big] \end{split}$$

Figure 9a shows how the $N_{i-1}^1, N_{i-1}^2, N_{i-1}^3, N_{i-1}^4, N_{i-1}^5$ terms are generated while Figure 9b shows how to obtain the output sum digit O_i . This design requires 15 gates and 3 gate delay units.




Fig. 9. DESIGN 3: the digit grouping NMSD adder. (a) generating the five Ni-1 digits groups and (b) generating the Ci, Si-2, and Oi digits.

CONCLUSIONS

Three all-optical circuits using polarization-encoded NMSD number representation have been proposed. It is clear from Table 4 that the polarization-encoded NMSD adders are more efficient than the intensity-encoded ones. From Table 4, one can draw the following conclusions. In contrast to the intensity-encoded adders, the proposed adders employ much fewer gates and they are much faster. The proposed classical three-step adder uses 51.7% less gate and it is 44.5% faster; while the flagged adder uses about 45.5% less gates and 42.9% faster. On the other hand, the digits grouping design provides 21% less gates and it is 40% faster. Note that in the previous discussions, many practical designs issues need to be solved. For instance, the issue of cascadability (a switch driving another switch) is a key requirement for building combinatorial networks (Scaffardi, et al., 2007; Gayen, et al., 2012; Chattopadhyay, 2012). Further, design issues regarding the SOA carrier lifetime, synchronization of the inserted lights to the switches, light intensities losses due to splitters/couplers, polarizations, pulse duration, etc need to be considered. Promising experimental

results regarding some of these issues have been reported (Hamilton & Robinson, 2002; Wang et al., 2002; Zoiros et al., 2010)

Table 4. Comparison between the polarization-encoded NMSD adders and the intensity—encoded ones (numbers between parentheses after Cherri, 2011)

NMSD Adder	Gates	Unit delay	Beam Combiners	Polarization Converters
DESIGN1: Classical Three-step	14 (29)	5 (9)	6 (13)	10
DESIGN2: Flagged Three-step	10 (22)	4 (7)	4 (10)	7
DESIGN3: Digits Grouping	15 (19)	3 (5)	16 (13)	7

REFERENCES

- Al-Zayed, A. S. & Cherri, A.K. 2010. Improved all-optical modified signed-digit adders using semiconductor optical amplifier and Mach-Zehnder interferometer. Optics and Laser Technology 42, 810-818.
- Chattopadhyay, T., Roy, J. N, Chakraborty, A. K. 2009. Polarization encoded all-optical quaternary R-S flip-flop using binary latch. Optics Communications 282, 1287-1293.
- Chattopadhyay, T. 2012. Terahertz optical asymmetric demultiplexer (TOAD) based half-adder and using it to design all-optical flip-flop. Optik International Journal for Light and Electron Optics 123, 1961-1964.
- Cherri, A. K. 1998. Classified one-step high-radix signed-digit arithmetic units, Optical Engineering 8, 2324-2333.
- Cherri, A. K. & Kamal, H. 2004. Efficient optical negabinary modified signed-digit arithmetic: one-step addition and subtraction algorithms. Optical Engineering 43, 420-425.
- Cherri, A. K. 2011. All-optical negabinary adders using Mach-Zehnder interferometer. Optics and Laser Technology 43, 194-203.
- Dimitriadou, E. & Zoiros, K. E. 2012. On the design of ultrafast all-optical NOT gate using quantum-dot semiconductor optical amplifier-based Mach-Zehnder interferometer. Optics and Laser Technology 44, 600-607.
- Garai, S. K. & Mukhopadhyay, S. 2010. A novel method of developing all-optical frequency encoded memory unit exploiting nonlinear switching character of semiconductor optical amplifier. Optics and Laser Technology 42, 1122-1127.
- Gayen, D. K. & Roy, J. N. 2008. All-optical arithmetic unit with the help of terahertz-optical-asymmetric-demultiplexer-based tree architecture. Applied Optics 47, 933-943.
- Gayen, D. K., Roy, J. N., Taraphdar, C. & Pal, R.K. 2011. All-optical reconfigurable logic operations with the help of terahertz optical asymmetric demultiplexer. Optik 122, 711-718.
- Gayen, D. K., Bhattacharya, A., Chattopadhyray, T. & Roy, J.N. 2012. Ultrafast all-optical half adder using quantum-dot semiconductor optical amplifier-based Mach-Zehnder interferometer. Journal of Lightwave technology 30, 3387-3393.

- Gayen, D. K., Roy, J.N. & Pal, R. K. 2012. All-optical carry lookahead adder with the help of terahertz-optical-asymmetric-demultiplexer. Optik International Journal for Light and Electron Optics 123, 40-45.
- Glesk, I., Runser, R. J., & Prucnal, P. R. 2001. New generation of devices for all-optical communication. Acta Phys. Slov. 51, 151–162.
- Gosh, A. K., Bhattacharya, A., Raul, M. & Basuray, A. 2012. Trinary arithmetic and logic unit (TALU) using savart plate and spatial light modulator (SLM) suitable for optical computation in multivalued logic. Optics and Laser Technology 44, 1583-1592.
- Hamilton, S. A. & Robinson, B. S. 2002. 40-Gb/s all-optical packet synchronization and address comparison for OTDM networks. IEEE Photonics Technol. Lett. 14, 209–211.
- Houbavlis, T. & Zoiros, K. E. 2004. Numerical simulation of semiconductor optical amplifier assisted Sagnac gate and investigation of its switching characteristics. Optical Engineering 43, 1622–1627.
- Jaberipur, G. & Parhami, B. 2008. Constant-time addition with hybrid-redundant numbers: Theory and implementations. Integration, the VLSI Journal 41, 49-64.
- Kim, J. Y., Kang, J. M., Kim, T. Y. & Han, S.K. 2006. All-optical multiple logic gates with XOR, NOR, OR, and NAND functions using parallel TOAD structures: Theory and Experiment. Journal of Lightwave Technology 24, 3392-3399.
- Lakshmi, B. & Dhar, A. S. 2011. VLSI architecture for low latency radix-4 CORDIC. Computers & Electrical Engineering 37: 1032-1042.
- Li, G., Liu, L., Shao, L. & Wang, Z. 1994. Negative binary arithmetic algorithms for digital parallel optical computation. Optics Letters 19: 1337-1339.
- Li, G., Qian, F., Huan, H. & Liu, L. 1999. Parallel optical negabinary signed-digit computing: algorithm and optical implementation. Optical Engineering 38: 408-414.
- Li, J., He, J. & Hong, Z. 2007. Terahertz wave switch based on silicon photonic crystals. Applied Optics 46: 5034-5037.
- Mehra, R., Jaiswal, S. & Dixit, H. K. 2012. Optical computing with semiconductor optical amplifiers. Optical Engineering 51: 080901-1.
- Perlee, C. & Casasent, D. 1986. Negative base encoding in optical linear algebra processors. Applied Optics 25: 168-169.
- Roy, J. N. & Gayen, D.K. 2007. Integrated all-optical logic and arithmetic operations with the help of a TOAD-based interferometer device-alternative approach. Applied Optics 46: 5304-5310.
- Scaffardi, M., Andriolli, N., Meloni, G., Berrettini, G., Fresi, F., Castoldi, P., Potì, L. & Bogoni, A. 2007. Photonic combinatorial network for contention management in 160 Gb/s-interconnection networks based on all-optical 2×2 switching elements. IEEE J. Sel. Top. in Quantum Electron. 13: 1531–1539.
- Schreicek, R. P., Kwakernaak, M.H., Jackel, H., Gamper, E. Gini, E., Vogt, W. & Melchior, H. 2002. Ultrafast switching dynamics of Mach-Zehnder interferometer switches. IEEE Photonics Technology Letters 13: 603-605.
- Sokoloff, J. P., Prucnal, P. R., Glesk, I. & Kane, M. 1993. A terahertz optical asymmetric demultiplexer (TOAD). IEEE Photonics Technology Letters 5: 787-790.
- Song, K. & Yan, L. 2012. Design and implementation of the one-step MSD adder of optical computer. Applied Optics 51: 917-926.
- Stubkjaer, K. E. 2000. Semiconductor optical amplifier-based all optical gates for high-speed optical processing. IEEE Journal of Selected Topics in Quantum Electron 6: 1428-1435.
- Wang, B. C., Baby, V., Tong, W., Xu, L., Friedman, M., Runser, R. J., Glesk, I. & Prucnal, P. R. 2002.
 A novel fast optical switch based on two cascaded terahertz optical asymmetric demultiplexers (TOAD). Opt. Express 10: 15–23.

- Wang, Q., Dong, H., Zhu, G., Sun, H., Jaques, J., Piccirilli, A. B. & Dutta, N.K. 2006. All-optical logic OR gate using SOA and delayed interferometer. Optics Communication 260: 81-86.
- Vlachos, K., Pleros, N., Bintjas, C., Theophilopoulos, G. & Avramopoulos, H. 2003. Ultrafast time-domain technology and its application in all-optical signal processing. IEEE Journal of Lightwave Technology 21: 1857-1868.
- Zhang, M., Zhao, Y., Wang, L., Wang, J. & Ye, P. 2003. Design and analysis of all-optical XOR gate using SOA-based Mach-Zehnder interferometer. Optics Communication 223: 301-308.
- Zhang, S. & Karim, M. A. 1998. One-step optical negabinary and modified signed-digit adder. Optics & Laser Technology 30: 193-198.
- Zohar, S. 1970. Negative radix conversion. IEEE Transactions on Computers e-19: 222-226.
- Zoiros, K. E., Kalaitzi, A., & Koukourlis, C. S. 2010. Study on the cascadability of a SOA-assisted Sagnac switch pair. Optik International Journal for Light and Electron Optics 121: 1180-1193.

Open Access: This article is distributed under the terms of the Creative Commons Attribution License (CC-BY 4.0) which permits any use, distribution, and reproduction in any medium, provided the original author(s) and the source are credited.

 Submitted:
 10/09/2013

 Revised:
 02/12/2013

 Accepted:
 30/12/2013

تطوير أنظمة التعرف على الكلام للصم في اللغات المحلية

"سي. جيالاكشمي، ""في. كريشنامورتهي، """أ. ريفاتهي "قسم هندسة الكمبيوتر - كلية ترتشي - ترتشي - تاميلنادو - الهند "قسم هندسة الكمبيوتر - كلية الهندسة - جامعة آنا - جيناي - الهند "قسم هندسة الكمبيوتر - كلية ساراناثان الهندسية - ترتشي - تاميلنادو - الهند

الخلاصة

هذه الورقة تقدم أداء نظام التعرف على الكلام بالنسبة للأطفال الطبيعيين والأطفال الصم. مع أن التجويف الأنفي والسمعي للصم يبدو طبيعيا إلا أنهم لا يستطيعون النطق بسبب عدم قدرتهم على السماع، وذلك لأن فهم اللغة والنطق بها مرتبط بعمليات في الدماغ لذلك فإن الشخص المصاب بضرر في السمع أو بنشاط الدماغ بسبب في الولادة أو سبب طارئ يجد صعوبة في التحدث، هؤلاء يصنفون على أنهم صم أو ضعيفي السمع بناء على القدرة على السماع.

إن التشخيص المبكر للصم يساعد الشخص المعنى على إصدار أصوات بواسطة العلاج بالتحدث، إذا تم تشخيص الصمم في مرحلة متأخرة فإنه من الصعب جعل حديث المصاب مفهوما لدى الآخرين، لذلك أصبح من المهم إيجاد طريقة لجعل لغة هؤلاء المصابين مفهومة وخاصة باللهجات المحلية.

في هذه الورقة تم تطوير نظام للغة التاميل باستخدام خاصية MFCC في الإستخلاص في المقدمة وأداة HTK المتكاملة في نهاية النظام حيث تم تقييم هذا النظام بالمقارنة بين محادثة أشخاص طبيعيين وأشخاص صم وكانت نسبة التعرف على الكلمات 92.4% بالنسبة للأشخاص الصبيعيين، مع أنه من الصعب للمستمعين غير المعتادين على سماع حديث الأشخاص الصم إلا أن النظام يمكن استخدامه للتعرف على المحادثة بين الأشخاص الصم فيما بينهم.