Independent Active and Reactive Power Control for Single Stage H8 Transformer-less Solar PV Inverter

DOI:10.36909/jer.10671

D.V.N.Ananth, L.V. Sursh Kumar, D.A. Tatajee

Abstract—With the rapid development in power electronics technologies and solar photovoltaic (PV) cells, the interest in solar PV cell-based electric power generation and other applications is increasing more incredibly. For low power grid or direct load applications, single-stage solar PV inverters without transformers are advantageous. Based on this concept solar single-stage eight switch H8 based transformerless solar PV inverter is proposed. The objective of the work is to present a control scheme for the H8 inverter to have better power handling capability and for independent active and reactive power control. For this, the test system is studied using MATLAB/ SIMULINK software under three cases (i) constant active power and varying reactive power, (ii) varying active power and constant reactive power, and (iii) varying both active and reactive power. The proposed inverter is compared with single-stage solar PV with two switches boost and six switches inverter topology. It is found that power flow ripples and surges are lesser for proposed H8 than with single-stage topology.

Keywords— Transformer-less solar PV inverter, H8 topology, independent active and reactive power flows

1. Introduction

With the rapid advancements and research in power electronics and renewable energy resources, the interest in the solar (photovoltaic) PV cell is increasing at a very high pace. This solar PV cell is used in all developing and developed countries with the scope of use in a meager rating of few watts to megawatts applications like toys, electronic boards, lighting and traffic control systems, electric
vehicle charging, and power generation to power generation nearby industrial loads of few MWs. Based on global wind energy organization statistics, China, the USA, and India are the three top countries in the world to generate more than 10,000 MW of solar power by March 2018 [1]. China produced a total of 43.5 GW in 2015, while it increased to 78 GW, 131 GW, and 175 GW in 2016, 17, and 2018 years respectively, with a growth of 3%. Similarly, the German growth rate by the end of 2018 is 7.9%, Italy 7.3%, Japan 6.8%, and India it is 5.4%. The solar panels' average efficiency commercially available in 2010 was around 12.2%. It reached 15% in 2015 and is now, by the 2018 year-end is 20%.

Over the last five years, significant development of direct connection of solar power which is dc is connected to ac grid using single or multi-stage conversions. Solar connection to grid or isolated grid multi-stage is beneficial for significant ratings, but losses and cost will be higher. But, single-stage conversion is advantageous for limited power ratings in terms of efficiency, controllability, reliability, and price. Single-stage solar PV inverters have different types: step-down, step-up, mixed configuration, resonant, impedance source converter, six switch, and transformer-less type topologies. The step-down design is of two topologies like buck-derived multilevel SSPCs and high-performance buck-natured configuration. This step-down configuration is unidirectional, with four to six switches with inductors or a transformer for voltage control [2-7]. Among all the step-down topologies, dual-buck is most preferred due to high efficiency, low harmonics generated, and lower cost due to passive components. The step-up single-stage PV inverter has two configurations, namely boost and buck-boost [8-10]. This step-up converter generally contains four switches with a coupled inductor or a transformer for voltage level increasing. Among these, buck-boost is more attractive due to voltage increase or decrease capability. Also, drop due to leakage inductance is less, higher efficiency and robust control of both active and reactive power are advantages. Mixed single-stage converters like zeta, cuk, and flying inductor [11, 12] are also famous as both step up and step down configurations will be used. Compared to buck-boost, these also have better performance with lesser losses and lesser passive components. These mixed configurations are developed with and without transformers.
The resonant single-stage inverters use 2 to 4 switches with inductor and capacitor (L and C) combination with an objective of voltage boosting capability [13-14]. These single-stage resonant inverters are developed based on half-bridge and full-bridge topologies with the L and C charging ad discharging control based on switching techniques to boost and maintain the desired voltage at the connecting point. Zero voltage and zero current switchings are widely adopted switching techniques with an advantage of minimum switching losses: further high-frequency operation, higher reliability, better efficiency, and less electromagnetic interference. In the early stages around 2006, Z-source impedance inverters were popular. But, the large inductor and capacitor with size, cooling, and losses made it look for advancements, so quasi z-source inverter topology is famous. With almost the same voltage gain and reduced stress on inductor and capacitor with adequate control of inrush starting possession and use of diodes makes this quasi z-source inverter prominent [15-18]. The number of switches is 4 to 8 based on voltage boosting capability and current carrying capacity. A six switch topology [19-20] is used for solar PV inverter to buck or increase the voltage to meet the grid voltage level with a smaller design. Isolated and non-isolated six switch models are available. The review papers [21-26] give good information about different transformer-less configurations known in the literature.

Based on the literature survey, there are few challenges faced by single-stage transformerless solar-PV cell inverters that need to be overcome for better performance.

i. They constrained power handling of the inverter and independent switching control capability.

ii. Power output characteristics are vastly varying in nature.

iii. Range of operation constrained due to imposed dc source.

iv. With an increase in power handling capability, the price of the inverter set increases considerably.

v. An increase in the power handling capability results in high peak current stress.

vi. Few Maximum Power Point Tracking (MPPT) techniques are applicable as there is no intermediate chopper circuit.
Based on these disadvantages, the interest towards multi-stage is increasing by compromising the number of switches, efficiency, and weight of the inverter panel compared to a single-stage inverter. Suppose these challenges are met to a certain extent. In that case, there can be a significant advance in the solar PV topology applicable to rooftop household applications, hybrid electric vehicles, and other applications. Based on the author's knowledge, there is no paper on transformerless solar PV inverter that describes the power flow control capability. Most of the report deals with switching strategies, efficiency improvement, and modulation techniques.

Hence, this paper is developed to consider power handling and independent active and reactive power flow controlling capability using a conventional H8 topology single-stage transformerless solar-PV cell inverter [27]. Here, the output from solar PV panel is directly connected to the eight switch inverter and is connected to a medium power rating grid directly. It has good power output characteristics and reduced current stress for the exact cost of conventional H8 topology. The control scheme is developed with good current-carrying and voltage regulating aspects, defined power-factor, and independent active and reactive power flow control. A single-stage solar PV inverter with chopper inverter configuration with P&O MPPT and reactive power flow control is discussed in the very recent article [28].

Section II describes the control strategy for independent active and reactive power flow. Section III explains the switching pattern of the H8 inverter in detail. Section IV of this paper discusses the topology of the H8 test system. Results and discussions are demonstrated in section V for the test system under three cases like (i) constant active power and varying reactive power, (ii) varying active power and constant reactive power and (ii) varying both active and reactive power. A comparison of the proposed topology and controller with a single-stage three-phase solar-PV inverter with a chopper [28] is discussed in this paper. Finally, section VI concludes the work followed by appending showing the system's parameters and then the references.
2. Control strategy for independent active and reactive power flow

In this section, stationary dq frame reference-based current are derived at the inverter side before and after the filter. The relation of LCL filter elements with equivalent parameters is shown analytically. The rate of change is represented as ρ, as shown below.

\[ ρ = \frac{d}{dt} \]

---

**Fig.1 H8 based solar-PV inverter topology with LCL filter**

Fig.1 is considered for the analysis. Here L1 and R1 represent the LCL filter towards the inverter end inductance parameters, and L2 and R2 represent the inductor's grid side part with its internal resistance. So, one here represents the inverter end part of the variable, and 2 illustrates the grid side variables or measurable parameters. The H8 inverter configuration working principle is explained in [27]. Here, the converter output voltage before the filter and the filter capacitor voltage are represented in output current and voltage after the filter. Also, the LCL filter's equivalent resistance and inductance shown in the Fig.1 are having internal element values specified in terms of R1, R2, L1, L2 and C.

The logic for the control circuit is described here. It will have four control loops, with outer control loops controlling the real and reactive powers and the internal loops controlling the currents. The real power loop will produce the direct (d) axis current reference and the reactive power loop will produce the quadrature axis current reference. The real power flow optimal power is derived using lookup table as optimal reference power and the actual power are compared and will produce an error.
This power error is minimized and maintained nearly at zero value by using power controller loop which is a PI controller with $K_{pn}$ and $K_{in}$ as proportional and integral gain parameters. The output from the tuned PI controller will get reference $d$-axis current ($I_d$). The error in reference and actual reactive power give reference direct axis current ($I_q$). The difference between these reference and actual two axis currents is controlled by tuned PI controller to get respective direct and quadrature axis voltages. The output from each PI controller is manipulated with disturbance voltages to get reference voltage for pulse generation. It must be noted that the pulses are regulated at slip frequency for RSC rather than at fundamental frequency and slip frequency synchronizing for inverse Park’s transformation. The pulse generator will produce three number of pulses for the main switches $S_1$, $S_3$ and $S_5$ for positive switches and with NOT gate for these positive switches produces switching signals $S_2$, $S_4$ and $S_6$ as negative switches. With NAND gate for positive switches will produce pulses for $S_7$ and NAND gate for negative switches will produce pulses for $S_8$. So, for this, $d$ and $q$ axis current controls, dependency of the inverter real and reactive power flows, and the filter element components design and parameter dependencies will be discussed analytically in Sections 2 and 3 and modeling will be explained in Section 4.

The dynamic $dq$ axis current at the inverter terminal side in terms of capacitor voltage ($V_c$) as given by equation (1) is

$$L_1 \rho i_{ldq} = V_{dq,conv} - V_{cdq} - R i_{ldq} - \omega_s L i_{ldq}$$

(1)

Here, inverter side voltage is given by ($V_{dq,conv}$), the filter capacitor voltage is ($V_{cdq}$), $\omega_s$ is the angular frequency on the inverter end. The capacitor on the shunt side of the filter is represented as $C$ here. So, the dynamic voltage of the filter capacitor in terms of input filter side current is ($i_{ldq}$), and the current passing through the filter capacitor is ($e_{dq}$), and the voltage across this capacitor is ($e_{dq}$) is represented by the equation (2a) is

$$C p V_{eq} = i_{ldq} - j \omega_s C e_{dq} - i_{cdq}$$

(2a)
The dynamic filter capacitor is represented in terms of capacitor voltage, and capacitor current is given by equation (2b)

\[ L_2 \rho i_{dq} = e_{dq} - V_{cdy} - R_2 i_{dq} - j \omega L_2 i_{dq} \]  

(2b)

The active power and reactive power flow at the filter input side terminal is given by equations (3a) and (3b), where \( e_d \) and \( e_q \) represents the grid side d and q axis voltages respectively.

\[ P = e_d i_{1d} + e_q i_{1q} \]  

(3a)

\[ Q = e_q i_{1d} - e_d i_{1q} \]  

(3b)

Therefore, using the equations (3a) and (3b) to extract the d and q axis current at the filter input side current is given by the equations (4a) and (4b) as

\[ i_{1d} = \frac{Pe_d + Qe_q}{e_d^2 + e_q^2} \]  

(4a)

\[ i_{1q} = \frac{Pe_q - Qe_d}{e_d^2 + e_q^2} \]  

(4b)

The d and q axis voltage balance across the inverter side inductor in terms of converter d and q axis voltages and filter input side current is given by the equations (5a) and (5b) is

\[ V_{cd} = R_1 i_{1d} + L_1 \rho i_{1d} - \omega L_i i_{1q} + V_{d_{conv}} \]  

(5a)

\[ V_{cq} = R_1 i_{1q} + L_1 \rho i_{1q} + \omega L_i i_{1d} + V_{q_{conv}} \]  

(5b)

The balance across the grid side inductor in terms of d and q axis voltage in terms of filter output side d and q axis current and capacitor voltages is given by equations (6a) and (6b) is

\[ e_d = R_2 i_{2d} + L_2 \rho i_{2d} - \omega L_i i_{2q} + V_{cd} \]  

(6a)

\[ e_q = R_2 i_{2q} + L_2 \rho i_{2q} + \omega L_i i_{2d} + V_{cq} \]  

(6b)

The LCL filter output current under current balance form is given by equation (7a) and (7b) is

\[ i_{2d} = i_{1d} + C \rho V_{cd} - C \omega V_{cq} \]  

(7a)
The grid voltage in stationary dq frame in terms of output current from the filter entering the grid and the voltage across the capacitor in stationary dq axis is shown in equation (8)

\[ e_{dq} = R_2 i_{2dq} + L_2 \rho i_{2dq} + j \omega_s L_2 i_{2dq} + V_{cdq} \]  

(8)

The capacitor dq axis voltage can be represented in terms of filter input current and converter voltage as

\[ V_{cdq} = R_1 i_{1dq} + L_1 \rho i_{1dq} + j \omega_s L_1 i_{1dq} + V_{dq_{conv}} \]  

(9)

The output filter current as a function of input current and capacitor voltage can be written as

\[ i_{2dq} = i_{1dq} + C \rho V_{cdq} + j \omega_s CV_{cdq} \]  

(10)

During the steady-state condition, the differential element (P) becomes zero, so the equations (8 to 10) will become equations (11 to 13) as

\[ e_{dq} = R_2 i_{2dq} + j \omega_s L_2 i_{2dq} + V_{cdq} \]  

(11)

\[ V_{cdq} = R_1 i_{1dq} + j \omega_s L_1 i_{1dq} + V_{dq_{conv}} \]  

(12)

\[ i_{2dq} = i_{1dq} + j \omega_s CV_{cdq} \]  

(13)

Using equations (1), (2), and (9) in equation (13), the output filter current in stationary dq frame can be written in a simplified form as given by equation (14) as

\[ i_{2dq} = \frac{L_1}{(L_1 + L_2)} \left[ \frac{-V_{q_{conv}}}{j \omega_s L_1} + j \left( V_d j \omega_s C - \frac{(V_d - V_{d_{conv}})}{j \omega L_1} \right) \right] \]  

(14)

Upon solving equation (3a, 3b), and (5a, 5b) and representing the power flows in active and imaginary parts will give active power and reactive power supplied by the inverter is shown in equation (15a) and (15b) as

\[ P_{ac} = -\frac{e_d V_{q_{conv}}}{j \omega_s (L_1 + L_2)} = \frac{j e_d V_{q_{conv}}}{\omega_s (L_1 + L_2)} \]  

(15a)
The equations (15a) and (15b) are the active and reactive power supplied to the grid represented in grid voltage, inverter voltage, and LCL filter terminal parameters. The resonant frequency produced by the filter components as

\[
\text{Resonant frequency } f_{\text{res}} = \frac{1}{2\pi} \sqrt{\frac{L_1 + L_2}{C L_1 L_2}} \tag{16}
\]

The converter dq axis voltage, capacitor voltage, and input filter current parameters are defined in converter and capacitor voltage parameters in the simplified form. The equation (9) can also be represented in terms of converter voltage, input filter currents as shown in equation (17) as

\[
V_{d_{\text{conv}}} = V_{d_q} - R_i i_{d_{\text{conv}}} - L_i \rho i_{d_{\text{conv}}} - j \omega_s i_{d_{\text{conv}}} \tag{17}
\]

Similarly, equation (8) can be rewritten for capacitor dq axis voltage as given by equation (18)

\[
V_{c_{\text{dq}}} = e_{d_{\text{dq}}} - R_{i_{\text{dq}}} i_{d_{\text{dq}}} - L_{i_{\text{dq}}} \rho i_{d_{\text{dq}}} - j \omega_s L_{i_{\text{dq}}} i_{d_{\text{dq}}} \tag{18}
\]

Also equation (10) can be rewritten for the input current as given by equation (19)

\[
i_{d_{\text{dq}}} = i_{d_{\text{dq}}} - C \rho V_{c_{\text{dq}}} - j \omega_s C V_{c_{\text{dq}}} \tag{19}
\]

The equation (17) for the dq axis converter voltage can be simplified and written for individual d and q axis voltages are given by equations (20a) and (20b). They are substituting equations (18) and (19) in equation (17) and separating the active and imaginary parts to get d and q axis converter voltages. This converter voltage is in the simplified form and is represented in terms of output current and grid voltages.

\[
V_{d_{\text{conv}}} = V_{d_d}(1 - \omega_s^2 L_1 C) - R_{\text{eq}} i_{d_{\text{conv}}} + \omega_s L_{\text{eq}} i_{q_{\text{conv}}} \tag{20a}
\]

\[
V_{d_{\text{conv}}} = V_{d_d}(R_i \omega_s C) - R_{\text{eq}} i_{d_{\text{conv}}} - \omega_s L_{\text{eq}} i_{q_{\text{conv}}} \tag{20b}
\]

Using the equation (18, 19, 20a and 20b), the capacitor d and q axis voltages is represented in the simplified form as output filter voltage as shown in equations (21a) and (21b) as
\[
V_{cd} = V_{2d}(1 - \omega^2 L_C) \tag{21a}
\]
\[
V_{cq} = V_{2d}(R_1 \omega_s C) \tag{21b}
\]

Upon using equations (17) to (20b), the equivalent resistance and inductance of the filter can be obtained in the simplest form containing only passive parameters is shown in equations (22a) and (22b)

\[
R_{eq} = R_1 + R_2 - R_1 \omega_s^2 L_2 C - R_2 \omega_s^2 L_1 C \tag{22a}
\]
\[
L_{eq} = L_1 + L_2 + R_1 R_2 C - \omega_s^2 L_1 L_2 C \tag{22b}
\]

Hence, as stated earlier, simplified inverter voltage equations and equivalent filter component values are derived. Next, the current control parameters and variables are derived as described in the next section.

3. Design of current controller

The current controller is the inner loop feedback closed-loop control, as shown in Fig.2b. The transfer function representation in terms of output current and voltage, which is after the filter. Using equations (10), (21a), (21b), and (18), the transfer function of output current is given by equations (23a and 23b) in terms of filter element parameters.

\[
G_{i_{2}}(s) = \frac{i_2(s)}{V_o(s)} = \frac{1}{sL_2} \left( \frac{K_{LC}^2}{s^2 + \omega_{res}^2} \right) \tag{23a}
\]

where the \( \omega_{res} \) and \( K_{LC} \) are shown below

\[
\omega_{res} = \sqrt{\frac{L_1 + L_2}{CL_1 L_2}} \quad \text{and} \quad K_{LC} = \frac{1}{\sqrt{L_1 C}} \tag{23b}
\]

Here, the \( \omega_{res} \) represents the resonant angular frequency, \( K_{LC} \) is the filter gain constant, and \( V_o \) is the output voltage after the filter, which is the same as \( V_2 \).
The filter capacitor transfer function is given in the capacitor current, and output voltage after the filter is shown in equation (24). The equations (2a), (2b), (21a) and (21b) help in obtaining the transfer function.

\[
G_c(s) = \frac{i_c(s)}{V_o(s)} = \frac{1}{sL_c \left( \frac{s^2}{s^2 + \omega_{res}^2} \right)} = \frac{1}{L_c \left( \frac{s}{s^2 + \omega_{res}^2} \right)} = \frac{G_{LCL}(s)}{K(s) + G_{LCL}(s)} \tag{24}
\]

\[
K(s) = \frac{1}{LC} \left( \frac{s}{s^2 + \frac{K_{ic}}{LC + \omega_{res}^2}} \right)
\]

The current gain is represented as the ratio of output current and capacitor current, as shown below in equation (25)

\[
\therefore \frac{i_2(s)}{i_c(s)} = \frac{G_{i2}(s)}{G_c(s)} \left( \frac{s^2}{s^2 + \omega_{res}^2} \right) \Rightarrow \frac{K_{ic}^2}{s^2} \tag{25}
\]

This current gain is obtained easily by diving equations (23) and (24) with canceled output voltage. This gain is simply a function of the first filter inductor and its capacitor values and is a second-order function. Finally, the PI controller is defined in a conventional way as in equation (26a) with proportional and integral gain constants and Laplace coefficients’.

\[
G_{PI}(s) = K \frac{sT_i + 1}{sT_i} = K_p + \frac{K_i}{s} \tag{26a}
\]

The proportional and integral gains represent the time constant of the first filter inductor and the capacitor, where the inductor time constant is expected to have at least nine times the capacitor time constant. Thereby proportional gain can also be derived as shown in equation (26b).

\[
K_p = -\left( \frac{L_1 + L_2}{3T_c} \right), \quad T_i = 9T_c \text{ and } T_c = \frac{1}{f_c} \tag{26b}
\]

4. **H8 based solar PV transformer-less Inverter topology**

The proposed H8 based inverter topology for a grid-connected system with LCL filters is shown in Fig.1. In this, a solar PV inverter is used as an electrical power source, a conventional perturb &
Observe (P&O) MPPT algorithm for extracting maximum power from the solar PV cell based on given irradiance and temperature. The switches S1 to S6 are connected as a conventional H-bridge inverter, and S7 and S8 are two switches connected to the dc-link side for boosting application to reach the voltage level of the grid. Hence, the inductor, S7 and S8 switches act like boost networks and adjustable voltage regulators. This configuration does not require a transformer to maintain the voltage to the grid level. The advantages of this H8 topology compared to a single-stage inverter with a chopper and a transformer are bidirectional voltage operation, lower leakage current, galvanic isolation, linear dc-ac voltage relationship, and lesser stresses on all the eight switches.

**Fig.2(a) control strategy of grid connected solar-PV based H8 inverter with MDPWM technique**

The modified discontinuous pulse width modulation (MDPWM) strategy proposed in this paper is shown in Fig.2(a). The left side block with manual switch input combination is for open and closed-loop feedback operations. The open-loop is done using a three-phase programmable generator, and the closed-loop is done using PV cell input and grid parameter requirement. The three-phase reference voltages from the closed-loop or open-loop are given to a demux block and are compared with either
saw-tooth or triangular waveform. The triangular waveform has better characteristics observed from the simulation results used for the paper, but saw-tooth can also be used. After comparing with the carrier (triangle or saw-tooth), the three-phase reference voltages will produce three switching signals $S_1$, $S_3$ and $S_5$, for the respective switch numbers. A-phase voltage gives $S_1$ and with not gate gives $S_4$ switch pulse signal. Similarly, B-phase will give $S_3$ and not produce an $S_6$ switch signal, while C-phase gives $S_5$ and $S_2$ signals to the IGBT switches. The switches $S_1$, $S_3$, and $S_5$ signals are passed to the NAND gate to generate $S_7$ pulse signal and $S_2$, $S_4$ and $S_6$ switch pulse signals after passing through the NAND logic gate gives the $S_8$ pulse signal. The internal reference voltage waveform for the closed-loop operation will be done with this control circuit. The solar PV input reference voltage is given to the MPPT algorithm to provide the reference with maximum power output from the solar PV panel. So $P_{\text{mppt}}$ is obtained. If MPPT is not desired, a switching reference signal is given if the power generation value is to be changed. Both active powers can be selected using a manual switch selector. The reactive power flow control reference value can be adjusted to any desired value using a step signal. It will control the reactive power flow from or to the grid by the inverter. The reference and the actual active power in the outer control loop is compared, and the error signal is given to the PI controller, and the output from it is the d-axis reference current.

Similarly, with the difference between the reference and the actual reactive power flows, the error in the differences is controlled using another PI controller, and its output gives q-axis reactive reference current. These two d and q axis reference currents are compared with actual inverter d and q axis currents and these two currents are given to another two well-tuned internal loop PI controllers. From each internal-loop PI controller, its output will be given to the d and q axis voltages. These voltages are added with decoupling parameters and disturbance or demagnetizing respective d and q axis voltages as shown in Fig.2(b). The vectorial summation of these voltages gives reference, d and q axis voltages. Using Park’s transformation technique, these two stationary d and q axis voltages are transformed to reference abc voltages ($V_{abc}^*$). The actual stationary two axis dq voltages ($e_d$ and $e_q$)
and currents (\(i_d\) and \(i_q\)) are extracted using Phase Locked Loop (PLL) are shown in the Fig.2(c). These voltages and currents are used in Fig.2(b) for the internal loop controlling.

5. Result analysis

This section compares a single-stage three-phase solar-PV inverter with capacitor storage [28] with the proposed H8 topology and control scheme. Three different cases are considered for the analysis. In the first case, constant active power and a rapidly changing reactive power. In the 2\(^{nd}\) case, reference change in both active and reactive powers, and in the last issue, there is reference change in active power with a constant reactive power signal. The irradiance is 1000W/m\(^2\), grid and inverter reference voltages are 440V, 1MW power rating, L1, L2 filter is 3.7mH, Capacitance is 0.47μF, input inductor is 330μH, and IGBT switching is 10kHZ.

Case 1: Constant active power and variable reactive power control

In this case, a reference power step-change in reactive power is given from -0.7pu to 0pu at 0.05s. It is maintained constant 0pu till 0.1s and then changed to 0.7pu at 0.1s. The grid voltage, grid current, and an inverter A-phase voltage and current are compared with a single-stage chopper-based solar-PV inverter shown in Fig.3(a), and with proposed, H8 based inverter is shown in Fig.3(b). In both the topologies, the grid voltage is constant, and the same with reactive power as grid parameters have higher power ratings. In this, the grid voltage and the inverter voltage ratings are the same, but the current rating of the grid is very high. With single-stage and the proposed topology, the current injected to the grid changes with reference reactive power change. At leading (-ve) pf and lagging pf, the current injected to the grid is higher than at unity pf. The difference in current injected is more significant with the proposed topology than with single-stage topology, as observed with the single-stage scheme. The A-phase voltage and current of the single-stage inverter [28] and H8 inverter are shown in the bottom figures of Fig. 3(a) and 3(b).
Fig. 3(a) Grid voltage, current and inverter voltage & current with single-stage topology and
Fig.3(b) proposed configuration with constant active power and variable reactive power case.

The voltage and current levels reaching their final value are quicker with the proposed configuration in
Fig.3(b) than single-stage in Fig. 3(a). Also, the unity power factor (0pu reactive) has more difference
in the peak to peak values of voltage and current with single-stage than with the proposed during 0.05
to 0.1s. The red colour phase is Voltage and the blue colour phase waveform is current for the Fig.
3a(i) and 3b(i) for voltage and current (pu). Further, during the lagging power factor (+ve reactive
power), with both schemes, there is a phase shift in current to the right with both methods, but still, the
current injection magnitude difference can be observed with a single-stage scheme than with the
proposed. In the H8 configuration, the voltage and current are almost the same magnitudes when
observed from 0.1 to 0.15. However, voltage and current are not to the same extent with a single-stage
scheme. Therefore, it can be observed that the output power is more with the proposed configuration
than with single-stage topology. Hence, efficiency and controllability are higher as there are lesser
leakage current losses in the inductor, the diode and IGBT losses are also more deficient with the
proposed technique. As these losses are reduced, heat generation is also decreased, and hence over-
load and short circuit rating are also improved than with single-stage chopper-based inverter.
The active and reactive power flow from the inverter to the grid with single-stage topology is shown in Fig. 4(a), and with proposed H8 topology is shown in Fig. 4(b). It can be observed that the active power has more ripples at the leading power factor during 0.05 to 0.1s with single-stage configuration than with the proposed design. The ripples are also higher under unity and lagging power factors with the single-stage scheme for active and reactive powers. The reactive power reference and actual values reached quickly and without ripples with the proposed configuration.

Case 2: Variable active and reactive power flow control

In this case, both active and reactive powers are changed in magnitude with time, and the results with single stage and proposed inverter topology are compared and shown in Fig. 5 and Fig. 6. In this case, the active power is changed from 1 p.u. to 0 p.u. at 0.1s, and the reactive power is changed from 0 p.u. to 1p.u. lagging step change at 0.05s. The grid voltage, current and overlapped waveform of inverter voltage and current with single-stage topology is shown in Fig. 5(a), and with proposed H8 topology is shown in Fig. 5(b) and the H8 inverter waveform with THD characteristics is shown in Fig. 5(c). It is observed that the grid voltage is constant, but the grid injecting currents vary as shown and are almost alike. When comparing the inverter current output with the single-stage and the
proposed scheme, the current injected to the grid is higher with the proposed scheme as losses are lesser and with better controllability. The LC passive filters also play a major role in mitigating current harmonics and to improve power factor, but cannot improve voltage profile. The load voltage and current harmonics decreased by a greater factor using active filter and were restricted. Hence proposed control can be adopted and can be made utilized for improving voltage level near source and to decrease harmonic contents in the system. The control circuit for pulse generation is shown in figure 2. In this source voltage is taken as reference to generate angles for phased locked loop. The real and reactive power is generated based on source voltage and current. Since the switches based inverted voltage and current will not be pure sinusoidal, the THD parameters plays a vital role. From these voltage and current parameters, real and reactive powers are calibrated. Using 2nd order transfer function, we get compensating reference currents, the gain is used to get two axis currents. The feedback is used to get back compensating droop voltages. Further, two axis voltages are converted into three phase voltages and pulses to three phases are given independently using pulse width modulation (PWM) controller. The source current harmonics can be eliminated by using this method.

![Graphs](image)

**Fig. 5(a)** Grid voltage, current and inverter voltage & current with single-stage topology, **Fig.5(b) proposed configuration and Fig. 5(c) THD of the current waveform with single-stage topology with variable active power and reactive power case**
The inverter voltage levels are almost the same with both configurations, but at unity pf, the single-stage current is 0.3pu, whereas with proposed, it is 0.6pu. With pure lagging load from 0.05 to 0.1s, the single-stage inverter current is 0.4 pu and with H8 is 1pu, and with phase-shift in the current can be observed with both cases. But, when the active power reference is suddenly made to 0pu, and the inverter supplies pure lagging unity reactive power from 0.1pu, the current magnitude in both cases decreased instantly without any phase-shift in the current. The current with the single-stage scheme is 0.2pu and with H8 is 0.6pu and also, this time, the current injected to the grid is higher in value with the proposed topology. The current THD values are almost the same with both the cases with lesser than 5%.

The inverter’s active and reactive power flow to the grid waveforms using single-stage and proposed schemes are shown in Fig.6(a) and 6(b). The ripples in the active and reactive powers are high with single-stage topology, and these ripples are lesser with H8. But, the time taken to reach the final values of active and reactive power is comparatively slower with the present technique. However, the running performance is improved and is smoother and also the reference and actual values are almost the same. Hence the very accurate and better performance is expected with the H8 configuration. Due to the well-tuned LCL filter for ripple-free waveforms, better control strategy for smooth and effective operation.

\[ \text{(i) } Q \text{ (p.u.)} \quad \text{(ii) } P \text{ (p.u.)} \]
\[ \text{Time (s)} \]

Fig.6(a) Inverter voltage & current with single-stage topology and Fig.6(b) proposed configuration with variable active power and reactive power case
Case 3: Constant reactive power and variable active power control

In the last case, only active power change is observed with no variation in reactive power command with active power change from unity per unit to 0.5 p.u. at 0.05s and finally changed to 0p.u. at 0.1s. The results are compared with single-stage and proposed topologies, as shown in Fig. 7 and 8. The grid voltage is the same with both methods. However, the current to the grid is changing, as shown in Fig.7(a) and 7(b). The final value of the current is reached quickly at the starting instant 0 sec, and when the active power command is made zero, the current output from the inverter and getting the grid is almost zero with the proposed scheme. It is due to lesser switching and inductor losses and better controllability with the proposed control scheme. The inverter voltages are the same, but the current with H8 reached a minimum value when the active power flow command is made zero, and getting its final reference value is also quicker.

![Fig. 7(a) Grid voltage, current and inverter voltage & current with single-stage topology and Fig. 7(b) proposed configuration with constant reactive power and variable active power case](image-url)

The active and the reactive power flow with the single-stage and proposed schemes are shown in Fig. 8(a) and 8(b). The time taken to reach its final active values is quicker and accurate with the H8 configuration. The ripples are relatively higher with H8, but the actual active power is following the
reference command accurately. With a single-stage scheme, as shown in Fig.8(a), the active power command is 1pu, which is slightly more than the value, and also when the control is made to 0.5pu in active power, there is some mismatch. But with lesser ripples and in the final stage where the active power demand is made to 0pu, the active power is 0.15pu respectively and is not the reference value. Also, when full active power command is given, the reactive power has more ripples to overcome the switching and other reactive power demand to reach the values and sustain with the grid flows. This reactive power slowly became smaller values with the single-stage topology. With the H8 topology, the reference and actual commands in both active and reactive powers are met, and the active power ripples have small magnitude change. When the active reference power reference is changed to 0.5 or 0.0pu at 0.05 and 0.1s. This command will reach the H8 inverter terminal and a switching operation will be performed. This optimal switching operation helps in reducing the ripples in the current waveform. Thereby a decrease in the power change is observed. The reactive power ripples are less than 0.1 pu with H8, while with single-stage is 0.25pu from 0 to 0.05s and the ripples in reactive power are also decreasing gradually and are lesser than 0.05pu with H8 configuration. The discontinuous PWM technique, LCL filter characteristics and choice of H8 configuration are advantages of this method.

*Fig.8(a) Inverter voltage & current with single-stage topology and Fig.8(b) proposed configuration with constant reactive power and variable active power case*
6. Conclusion

The paper discusses the comparison of the proposed H8 configuration with a single-stage chopper-inverter structure under three cases. The first case is with reactive power change and without active power flow change in command, in the second case with both changes in reference in both active and reactive power commands, and the third case with only active power reference or command change but constant reactive power command. The proposed configuration does not require a transformer, and the control strategy is simpler to adopt with any grid command changes. The advantages of the present system are lower inductive leakage losses, switching IGBT losses, and better LCL filter element combination. The ripples in active and reactive power are lesser, the final reach of actual value with the reference command is smoother, quicker, and more accurate with H8. The switching technique is the discontinuous PWM (DPWM) technique and eight IGBT switches. When zero active and reactive power command is given, the H8 reaches its accurate value with H8 with zero value in active and reactive powers, which is not done by the single-stage scheme.

Similarly, for the other active and reactive power schemes, accurate power commands are achieved. The current injected to the grid is more with the present topology as switching losses are lesser and lower leakage current flow. Hence, the present topology has advantages like better MPPT technique, independent active and reactive power flows, higher stress handling capability, lower source or grid side disturbance sensitivity, and applicability to a micro-grid connection.

Appendix

The PV array is simulated with dc voltage source of 600 V. The stray capacitance \((CPV)\) is modeled with two capacitors of 220 nF, each connected between the PV terminal and the ground. The dc-link capacitor \((CDC)\) is 2mF. The ground resistance \((RG)\) is 11 \(\Omega\). The filter is made up of three inductors \((LF)\); each has a value of 5 mH, capacitor \((Cf)\) is 2.2nF. Grid frequency is 50Hz, nominal
power is 2000W, phase grid voltage is 220V (RMS), dc link voltage is 700V. Inductor on inverter side is 6.5mH and on grid side is 0.66mH.

References


