

Low Voltage High Performance Floating Gate and Quasi Floating Gate CDTA

Yogita Arora*, Bhawna Aggarwal** and Jasdeep Kaur***

**Electronics and communication Engineering Department, Bharati Vidyapeeth's college of Engg*

***Electronics and communication Engineering Division, Netaji Subhas University of Technology*

****Electronics and communication Engineering Department, Indira Gandhi Delhi Technological University for Woman*

***Corresponding Author: skbhawnagarg@yahoo.co.in*

ABSTRACT

A low voltage and low power current differencing transconductance amplifier (CDTA) based on Floating gate MOSFET (FGMOS) and Quasi-floating gate MOSFET (QFGMOS) is presented. The use of QFGMOS eliminates confined in the floating gate, degraded gain-bandwidth product, silicon area etc. The proposed circuits have been simulated using spice simulation software 180nm technology of analog devices LtSpice XVII and supply voltage used for this is $\pm 1V$.

Keywords: Current differencing transconductance amplifier, Floating gate, Quasi floating gate

INTRODUCTION

Reduced voltage and near to the ground power operation brings analog circuits design complications in them. Scaling of supply voltage degrades the steady functioning of the circuit. Due to this analog circuit designers have to meet various difficulties to preserve this. The growing request for smart and proficient portable biomedical and different electronic equipment's having extended battery life has enforced the VLSI trade to practice consistent and dependable methods for formulating efficient analog, capable mixed type circuits working at near to the ground voltage, low power in profound submicronic technology [1]. This demand has increased the popularity of many current mode circuits like second generation current conveyor (CCII) [2], operational transconductance amplifier (OTA) [2], current differencing buffered amplifier (CDBA) [3], current differencing transconductance amplifier (CDTA) [4] etc. The unconventional low voltage and low power (LVLP) CMOS methods are: circuits with end-to-end operative range [5], MOSFETs in weak inversion region [6], level shifter operating technique [7], bulk-driven (BD) technique on self-cascode MOSFET [8], floating gate (FG) approach, quasi floating-gate(QFG) approach, Bulk driven floating-gate (BDFG) MOSFET, and Bulk driven quasi floating gate (BDQFG) MOSFET [9].

Circuits with low supply voltage can be implemented by applying FGMOS technique which offers the capacity to adjust the effective threshold voltage [10]. With the capability to adjust and reduce the actual threshold voltage, the essential supply voltage to operate the circuit can be decreased [11]. Another gain to use FGMOS technique is that it is well-matched with CMOS circuit design. A range of latest publications describe numerous interesting applications of the quasi floating gate method in LVLP signal processing applications. Numerous dynamic low voltage essentials have been considered those utilizing the QFG technique, like current mirror (CM) [12], differential amplifier [13], transconductor amplifier [14], current conveyor second generation [15], and others.

The organization of this paper is as follows: principle and features of FG and QFG are presented next. Afterwards the internal structure of proposed FG and QFG CDTAs has been described. Then simulation results using Ltspice software has been presented; Finally, conclusion settles the work done.

FLOATING GATE MOSFET(FG MOSFET)

FG MOSFET is mainly an altered form of conventional MOSFET where additional capacitances have been added between the conventional gate and the multiple input extra gates. One can reduce value of threshold voltage of FG MOSFET with the help of bias voltage connected to secondary gates. Extra input terminals are placed above the FG which are electrically insulated from it but connected capacitive [16]. For numerous dc operations, FG node acts as floating type because floating gate is entirely enclosed by highly resistive material. In order to program FG MOS charge is introduced on floating gate that helps in shifting threshold voltage and thus, device functionality can be controlled. The equivalent schematic for an n-channel FGMOS having N-input is shown in Figure 1 [16].




Figure 1. Equivalent schematic for an n-channel FGMOS having N-input

QUASI-FLOATING-GATE MOSFET (QFG MOSFET)

In QFG MOSFET, the FG is weakly coupled with the suitable supply voltage utilizing a larger resistance that can be realized using diode connected MOSFET in reverse bias mode, thus, removing the necessity of using large value capacitor as essential in FG MOSFET [16]. This results in the improvement of frequency response and reductions in required chip area in QFG MOSFET. The large valued resistor connected at the gate terminal of QFG MOSFET to any of the supply voltages removes the confined charge problem of floating gate and also, reduces the supply voltage requests in a MOSFET based circuit. The equivalent circuit of the N-type and n-channel QFG MOSFET is shown in Figure 2 [16]. Authors in [17] demonstrates QFG and FG based multiple input operational transconductance amplifiers (MI-OTA) that shows by changing the biasing voltage we can vary the transconductance of the circuit. This paper shows increase in gain of the proposed circuits by applying FG and QFG techniques to differencing unit of CDTA instead of OTA unit. Also 3dB bandwidth of the proposed circuits has greater value.

In QFG MOSFET, a large biasing capacitor is not required; rather floating gate voltage is connected using a very large resistance to either of the supply. For practical determinations, the QFG of n-channel MOSFET is tied to VDD with the help of diode-connected PMOS working in reverse bias mode that acts as a large value resistor.




Figure 2. Equivalent circuit of N-type, n-channel QFG-MOSFET

While in case of p-channel MOSFET it is tied to VSS with the help of diode-connected NMOS working in reverse bias mode. This phenomenon eliminates the difficulty arises because of fabrication process results in collected charge trapped on floating gate as well as decreases the requirement of supply voltage. Additionally, the larger valued resistance usage makes the quasi floating gate efficiently floating for signals having low frequency, thus, not disturbing the ac operation of these signals. Furthermore, the limitations get removed as there is no requirement to use large biasing capacitor and thus results in lesser area requirement for chip designing and better frequency response.

A Current Differencing Transconductance Amplifier (CDTA) comprises of two units: Current Differencing Unit (CDU) and a transconductance unit where either single output OTA or multiple output OTA may be used. CDU utilizes the difference of input current and OTA produces the equivalent current of the voltage established at the node Z. CMOS based complete circuit diagram of conventional CDTA is shown in Figure 3. In CDTA, input stage derives the difference of input current signals and transfers this difference to the intermediate Z terminal, where this current is converted to a voltage via externally applied impedance. It is clear that the QFG MOSFETs offer better parameters than the FG MOSFETs. In this paper, the FG and QFG techniques have been selected to design low voltage CDTA.




Figure 3. Circuit diagram of conventional CDTA

PROPOSED FG-CDTA

The circuit of conventional 2-stage CDTA is shown in Figure 4. Here 1st stage constitutes a current differencing unit (CDU) and 2nd stage forms an operational transconductance amplifier (OTA). To design a FG-MOSFET based CDTA, conventional MOSFETs M1 and M2 of 1st stage are replaced by FG-MOSFETs. Here, the floating gates consisting M1-M2 are tied to parallel combination of resistance and capacitance and bias voltage applied to one of floating gate terminals while the second gate terminal is connected to gate terminal of other MOSFET. Circuit of this proposed FGMOS based CDTA has been shown in Figure 4. This proposed FG-CDTA operates at low supply voltage of $\pm 1V$. It offers high linearity range and reduces power consumption. However, this CDTA degrades the AC performance and reduces bandwidth.




Figure 4. Circuit of proposed FG-CDTA

The FGMOS CDTA presented in [18] applied low power technique (FGMOS) on two PMOS of OTA, therefore operated with reduced biasing current of OTA. It worked at supply voltage of $\pm 1.4V$ and had power dissipation of 2.60mW. The proposed FG-CDTA in this paper works low power technique on CDU, therefore worked with compact biasing currents of CDU. Proposed FG-CDTA works at $\pm 1V$ and power dissipation of 1.1mW.

PROPOSED QFG-CDTA

The circuit comprising proposed QFG-CDTA is displayed in Figure 5. Here, QFG technique is applied to 1st stage MOSFETs M2 and M1. The floating gate terminals of M2 and M1 are tied to the positive supply (VDD) and negative supply (VSS) respectively through very high valued resistance created by transistors M2a and M1a. The input terminals of M2 and M1 are capacitive coupled to the quasi-floating-gates via C2 and C1 respectively from one side and connected to gate terminals from the other side. This proposed QFG-CDTA functions using low supply voltage of $\pm 1V$ with minimized energy usage. This CDTA has better AC response and wider bandwidth as compared to proposed FG-CDTA. After adding a very high valued resistor in form of diode connected MOSFETs, another low voltage CDTA with QFG technique has been designed.




Figure 5. Circuit of proposed QFG-CDTA

Table 1. Design parameter Table

Parameter Name	Parameter Value
M1- M6	L = 1 μ m W = 8 μ m
M7-M10	L = 1 μ m W = 5 μ m
M11-M12	L = 2 μ m W = 20 μ m
M13-M14	L = 1 μ m W = 16 μ m
M15-M20	L = 1 μ m W = 6 μ m
M21-M24	L = 1 μ m W = 4 μ m
Technology	0.18 μ m
Supply Voltage	± 2.5 V (Conventional CDTA) ± 1 V (Proposed CDTAs)
IB1 and IB2	20 μ A
IB3	100 μ A
C1, C2	100fF

SIMULATION RESULTS

LTspice XVII has been used to simulate all the circuits discussed in the paper. Technology file of CMOS 0.18 μ m has been used for the simulation purpose. A supply voltage of ± 2.5 V has been used to simulate conventional CDTA while ± 1 V has been used for simulation of the proposed CDTAs. A variation in output current has been observed over an input current range of -100 μ A to 100 μ A. A load of 100 Ω is used to obtain the output current in the circuits. Transistor aspect ratios and various design parameters for the circuit have been summarized in Table 1.

DC ANALYSIS

The output currents (I_{out+} and I_{out-}) obtained for the specified biasing currents, in case of conventional CDTA, proposed FG CDTA and proposed QFG CDTA have been shown in Figures 6, 7 and 8 respectively. These figures show a linear relationship for all the 3 circuits between output current with respect to variation in input current in the range of -100 μ A to 100 μ A.




Figure 6. Output currents of conventional CDTA with variations in input current (I_P)




Figure 7. Output currents of FG CDTA with variations in input current (I_p)




Figure 8. Output currents of QFG CDTA with variations in input current (I_p)

AC ANALYSIS

Frequency response curves showing current transfer characteristics of FG CDTA for input being applied at p terminal (I_{out+}/I_p ; I_z/I_p) and for input being applied at n terminal (I_{out+}/I_n ; I_z/I_n) are represented in Figures 9 and 10 respectively. Similar curves for QFG CDTA have been plotted in Figures 11 and 12 respectively. These curves show that -3dB bandwidth for FG CDTA is 52 MHz and 32 MHz for I_z/I_p and I_z/I_n respectively. While these parameters get enhanced significantly in QFG CDTA and shows increase by approximately 3 to 4 times. Similar enhancement in bandwidth is observed for I_{out+}/I_p and I_{out+}/I_n of QFG CDTA as compared to FG CDTA. This occurs due to reduction in parasitic capacitances in case of QFG CDTA as compared to that in FG CDTA. All these simulated results have been tabulated in Table 2.




Figure 9. I_{out+}/I_p and I_z/I_p vs frequency for FG CDTA.




Figure 10. I_{out+}/I_{in} and I_z/I_{in} vs frequency for FG CDTA.




Figure 11. I_{out+}/I_p and I_z/I_p vs frequency for QFG CDTA.




Figure 12. I_{out+}/I_{in} and I_z/I_{in} vs frequency for QFG CDTA.

CONCLUSION

In this paper, two high performance CDTAs based on FGMOSFET and QFGMOSFET technology have been proposed. These proposed CDTAs function at particularly low supply voltage of $\pm 1V$ and consumes extremely less power. Proposed FG-CDTA has witnessed to show degradation in parameters like 3dB bandwidth and gain. However, in QFG-CDTA their values improved significantly. The operation of proposed CDTAs have been presented at supply voltage of $\pm 1V$, the circuits have been simulated with the help of BSIM3 model for $0.18 \mu m$ CMOS technology using LtSpice. It has been apparent that both the proposed CDTAs works well for low power applications and are valuable for low voltage analog signal processing applications. Also, QFG based CDTA offers higher bandwidth. The performance assessment of both the proposed CDTAs shown in the paper, relate that they are relatively good choice for designers working at low supply voltages.

Table 2. Implementation contrast of conventional CDTA and proposed FG CDTA & QFG CDTA.

Parameters	Conventional CDTA	Proposed FG CDTA	Proposed QFG CDTA
Current Range(μA)	$-78\mu A$ to $78\mu A$	$-78\mu A$ to $78\mu A$	$-75\mu A$ to $75\mu A$
M1a, M2a added	No	Yes	Yes
Iz/Ip Bandwidth	104 MHz	52 MHz	112 MHz
Iz/In Bandwidth	55 MHz	32 MHz	110 MHz
Iout+/Ip Bandwidth	102 MHz	33 MHz	108 MHz
Iout+/In Bandwidth	54 MHz	28 MHz	105 MHz
Supply Voltage	$\pm 2.5 V$	$\pm 1 V$	$\pm 1 V$
Power (mW)	0.12	0.11	0.10

REFERENCES

- Fayomi C.J.B., Sawan M., Roberts G.W. 2004.** Reliable circuit techniques for low voltage analog design in deep submicron standard CMOS: a tutorial. *Analog Integrated Circuits Signal Processing* 39, 21–38.
- Sedra, A., Smith, K. C. 2004.** A second generation current conveyor and its application. *IEEE Transactions on Circuit Theory* 1(17), 132-134.
- Acar, C., Ozoguz, S. 1999.** A new versatile building block: current differencing buffered amplifier suitable for analog signal processing filters. *Microelectronics Journal* 30, 157–160.
- Biolek, D.2003.** CDTA - Building block for current-mode analog signal processing. *Proceedings of the European Conference on Circuit Theory and Design, Poland.*
- Duque-,Carrillo J. F., Carrillo J. M., Ausin J. L., Torelli G 2003.** Input/Output Rail-to-Rail CMOS Operational Amplifier with Shaped Common-Mode Response. *Analog integrated circuits and signal processing* 3(34), 221–232.
- Vittoz E. A. 2009.** Weak inversion for ultra-low-power and very low-voltage circuits. *Proceedings of Solid state circuits conference A-SSCC, Taiwan.*
- Rajput S. S., Jamuar S. S. 2002.** Low voltage analog circuit design techniques. *IEEE Circuits and Systems Magazine* 1(2), 24–42.

- Khateb F., Dabbous S., Vlassis S. 2013.** A survey of non-conventional techniques for low-voltage low-power analog circuit design. *Radio engineering Journal* 2(22), 415–427.
- Khateb F. 2014.** Bulk-driven floating-gate and bulk-driven quasi-floating-gate techniques for low-voltage low-power analog circuits design. *AEU Electronics and Communications Journal* 1(68), 64–72.
- Gupta M., Srivastava R. and Singh U. 2015.** Low-voltage low-power FGMOS based VDIBA and its application as universal filter. *Microelectronics Journal* 2(46), 125-134.
- Rodriguez-Villegas E. 2006.** *Low Power and Low Voltage Circuit Design with the FGMOS Transistor.* The Institute of Engineering and Technology, London.
- Gupta, R., Sharma, S., Jamuar, S. S. 2010.** A low voltage current mirror based on quasi-floating gate MOSFETs. *IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)*, Malaysia.
- Safari I, L., Azhari, S. J. 2011.** An ultra-low power, low voltage tailless QFG based differential amplifier with High CMRR, rail to rail operation and enhanced slew rate. *Analog Integrated Circuits and Signal Processing* 2(67), 241 – 252.
- Algueta Miguel, J. M., Lopez-martin A. J., Acosta, L., Ramirez-Angulo, J., Carvajal, R. G. 2011.** Using floating gate and quasi-floating gate techniques for rail-to-rail tuneable CMOS transconductor design. *IEEE Transactions on Circuits and Systems* 7(58), 1604 – 1614.
- Lopez-martin, A. J., Acosta, L., Algueta Miguel, Ramirez-Angulo, J., Carvajal J. 2009.** Micro power class AB CMOS current conveyor based on quasi-floating gate techniques. *52nd IEEE International Midwest Symposium on Circuits and Systems*, Mexico.
- Pavan P., Larcher L., Marmiroli A. 2004.** *Floating Gate Devices: Operation and Compact Modeling.* Kluwer Academic publishers, USA.
- Aggarwal B., Gupta A. 2020.** QFGMOS and FGMOS based low-voltage high performance MIOTA. *4th International conference on Computing for Sustainable Global Development International Journal of Information Technology* 4(12).
- Rana C., Prasad D., and Afzal N. 2018.** Low voltage floating gate MOSFET based current differencing transconductance amplifier and its applications. *Journal of Semiconductors* 9(39), 094002-1- 094002-7.