

Comparative Analysis of Preamplifiers for Comparators

Ashish Mishra, Vaithiyanathan Dhandapani*, Sachin Singh, Sanket Sonar and Alok Kumar Mishra

Department of Electronics and Communication Engineering, National Institute of Technology Delhi,

*Corresponding Author: dvaithiyanathan@nitdelhi.ac.in

ABSTRACT

In low power electronics technology, a lot of new technology has already been introduced to reduce the power consumption of comparator. This paper presents the comparative study of preamplifier circuit on power consumption and delay prospects. The preamplifiers are explained to make the clear difference in the state-of-the-art. Every circuit has their own importance in the different application such as analog-to-digital converter and comparator. The general trend to design an efficient preamplifier is that it should have low power consumption in their operation. Operating region of preamplifier circuit is observed as sub threshold and saturation. A small modification has been performed in preamplifier in comparator circuit and compared the power and delay with the reported comparator circuits. All the preamplifier circuits are implemented on 180nm CMOS technology node. The voltage supply used 1.2 V in implemented circuit.

Keywords: Low Power, Differential amplifier; Preamplifier; Comparator; Sub threshold; CMOS.

INTRODUCTION

Comparators are very important blocks for any analog to digital converter. Power dissipation and speed are major issues for the last few years for any analog to digital conversion. This paper presents the performance comparison of preamplifier circuits. The preamplifier is the first stage of a comparator which amplifies the input signals that can be detected at second stage of comparator. Since a comparator circuit comprises two basic stages, preamplifier and latch circuits as first and second stages respectively. The primary goal of latch stage is to compare two input signals and convert the output either “0” (logic low) or “1” (logic high). Latch stage can make comparison between input signals only when these input signals are detectable. Normally latch inputs should have strong enough voltage which can drive the latch stage. Therefore to ensure input of latch stage strong enough, preamplifier stage is employed as a first stage in comparator. The preamplifier is basically a differential amplifier in addition to this, it removes the kickback noise and dc offset voltage from the comparator circuit as well. Hence preamplifiers have number of applications from Analog to Digital Converter (ADC) and many other converter circuits also. In the view of preamplifier performance analysis few preamplifiers application configurations are presented. The blue colored inverter shows the change in circuit w.r.to conventional comparator circuit.




Figure 1. Dynamic Comparator (Conventional)(A. Khorami & M. J. E. L. Sharifkhani, 2016)




Figure 2. Reported comparator circuit (A. Khorami & M. J. E. L. Sharifkhani, 2016) the blue colored component shows the change in circuit w.r.to conventional comparator circuit

Figure 1 and 2 are the reported comparator circuit in (A. Khorami & M. J. E. L. Sharifkhani, 2016) uses to stop the pre amplification phase while dynamic comparator behavior remains unaltered. Since the preamplifier is the main stage so it consumes major portion of entire power dissipation of the comparator circuit to amplify preamplifier output up to the threshold level of latch's input. So that preamplifier output can drive the latch stage properly. The preamplifier working is just to activate latch stage once only by providing (O1+) and (O1-) voltages at least the threshold voltage of M₁₀ and M₁₁ transistors of the latch stage because once latch is switched on it attains output large enough for low and high logics as V_{dd} and ground respectively, after that the preamplifier turns-off, which is due to positive feedback employed in latch circuit. In case of Fig. 2 in between latch and preamplifier a small circuit is used to make feedback path, which is power gating circuit Ex-OR logic gate with minimum delay almost to be having negligible delay. After latch is activated, there is no need of preamplifier which consumes major portion of power of comparator circuit. So preamplifier is needed to be turned-off once latch is activated. Reported technique (A. Khorami & M. J. E. L. Sharifkhani, 2016) reduces power consumption by more than 50% at 0.5GHz on 180nm CMOS and moreover the area occupied by Ex-OR logic gate is less than 8% of the entire comparator circuit.

The reported work in (Khorami, Sharifkhani, & Communications, 2016) in Fig. 3, authors have explained about the delay and power contribution by the particular part of the circuit. As the power dissipation of the comparator circuit halves. The voltage swing of preamplifier stage is kept at $V_{dd}/2$. Since preamplifier stage is responsible for power consumption and latch stage is responsible for the delay of the comparator circuit. Higher V_{dd} offers more power consumption with less delay and lower V_{dd} offers more delay but low power consumption. Therefore, in case of circuit in Fig. 3 value of supply voltage is optimized and chosen such that the response of preamplifier stage can generate its output as O1+ and O1- that can drive or turned-on the latch stage. By halving the value of supply voltage about $V_{dd}/2$ power consumption of preamplifier get halved while delay of the comparator remains unchanged. It is observed that half of supply voltage is the minimum voltage level required at the input of latch stage to just turn-on latch stage. Once latch is turned-on due to its positive feedback is provided in latch circuitry. Therefore, the output voltage swing of preamplifier can be minimized not less value than half of supply voltage of about $V_{dd}/2$. Once latch acknowledges the initiation of the comparison process, preamplifier is turned-off, in order to overcome the

unnecessary power dissipation from the preamplifier stage of the comparator circuit since preamplifier consumes the major portion of total power consumed by the comparator circuit. The circuit in (Khorami, Sharifkhani, et al., 2016) consumes 0.42mW at 0.5GHz and occupies 453 μ m² area operating at 4.54GHz frequency on 180nm CMOS technology




Figure 3. Comparator Circuit reported in (Khorami, Sharifkhani, et al., 2016).

node. The comparator circuit in Fig. 4 is reported in paper (A. Khorami & M. Sharifkhani, 2016), in which researcher have explained mainly about comparison of the comparator. The comparison time of latch circuit is made half by keeping preamplifier voltage swing just above $V_{dd}/2$, since $V_{dd}/2$ is the minimum input voltage needed to make latch circuitry to turn-on. Thus it has to drives the latch strongly at the same time delay is made halved.




Figure 4. Comparator Circuit reported in (A. Khorami & M. Sharifkhani, 2016).

The speed of circuit in (A. Khorami & M. Sharifkhani, 2016) is double than the conventional circuit and the conversion time of latch circuit is being 255ps when the operating frequency is 0.5GHz and occupies $52.6\mu\text{m}^2$ area and consumes $420\mu\text{W}$ at offset voltage of 2.6mV with $0.94V_{dd}$ is $(V_{cm})_{\text{max}}$. Input. Conversion time of the latch is governed by:

Comparison Time:

$$T_{latch} = T_1 + t * \ln \left\{ \frac{0.5(V_{dd} - Gnd)}{\Delta V_{in}} \right\}$$

$$T_1 = \left\{ \frac{C}{\frac{1}{2}\mu_n C_{ox} \left(\frac{w}{l}\right) (V_{cmp} - V_{thn})^2} \right\} * V_{thp}$$

The reported circuits in (Khorami, Dastjerdi, & Ahmadi, 2016) is presented in Fig. 5 and 6, in this paper (Khorami, Dastjerdi, et al., 2016) author discussed about the optimizing the comparison time delay. There are two stages in the high speed and low power comparator. First preamplifier stage is made turned-off after second latch stage is activated, so that power dissipation of comparator circuit is minimized. Since preamplifier circuit is the major power consuming part of comparator. Transistors M_3 and M_4 are kept sufficiently large for enhancing gain of preamplifier. In order to minimize the delay of the latch stage, control signals are utilized. This controls the delay of latch stage, which is implemented using delaytime-based controller.




Figure 5. Reported circuit in (Khorami, Dastjerdi, et al., 2016).




Figure 6. Reported circuit in (Khorami, Dastjerdi, et al., 2016)

At the same time V_{cm} output nodes of preamplifier are kept small enough so that output of the preamplifier stage can activate PMOS strongly in the latch stage. It dissipates $230\mu W$ which is nearly halves the power dissipation, with the comparison time 210ps operating at 3.7GHz on 180nm technology nodewith the speed 76.2% improved than conventional circuit.




Figure 7. Reported circuit the blue colored inverter shows change in circuit w.r.to conventional comparator circuit

Figure 7 from the paper (Khorami & Sharifkhani, 2017) emphasized on reduction of power of two stage comparator. As we know that the preamplifier and latch circuits are the first and second stage respectively. The latch circuit ensures the initiation of comparison process. There after the power prevention method applies on comparator circuit. The preamplifier stage turns-off after confirming output of the latch and then latch stage finishes comparison. To minimize the power dissipation of the preamplifier stage, power gating circuit is employed in (Khorami & Sharifkhani, 2017). Switch transistors M₁₄ and M₁₅ are employed to turn-ON and turn-OFF the preamplifier stage accordingly as shown in Fig. 7. On getting both equal inputs i.e. (ob⁺) = (ob⁻) from latch output confirming comparison ends by latch stage. (ob⁺) = (ob⁻) = 1 at High (V_{dd}), these exception makes preamplifier to switched-on. Since at identical inputs, power gating circuit must make the preamplifier stage switched-on. This phenomenon must be repeated if identical outputs of latch circuit are generated. To overcome exceptional case an Ex-OR logic gate may be employed instead of using the transistors M₁₄ and M₁₅ as presented in preceding work. The Power consumption minimizes by 30%-58% when compared to the conventional comparator circuit by using supply voltage is V_{dd}/2 at 0.5GHz operating frequency on 180nm CMOS technology node. Hence this work reduces power dissipation of the comparator circuit.




Figure 8. Reported circuit in (Nasari & Timarchi, 2018).

To shrink the area and dissipation of power through Ex-OR power gating circuit, minimization of number of transistor in Ex-OR logic gate circuit is necessary. Author in (Nasari & Timarchi, 2018) have presented an Ex-OR logic gate with 5 transistors (5T) only called as 5T XOR logic gate is presented in Fig. 8. It overcome large number of transistors in Ex-OR logic gate circuit as utilized in previously designed Ex-OR logic gate hardware. The 5T Ex-OR logic gate offers the best 3 parameters that are Power, Delay and PDP. It consumes 4.14×10^{-6} W with the delay of 26.4ps and provide the PDP as 109.3aJ, which are obtained with the supply voltage of 1.2V and operated at 1GHZ on 65nm CMOS technology (Savani & Devashrayee, 2018).

The reported work in (Wang et al., 2019) described about the transconductance enhancement at the latching stage shown in Fig. 9 and 10. Dynamic comparator is a key unit of analog to digital converter and other analog to digital interfacing circuits and vice-versa. Those are highly desirable with low power and high-speed portable devices world. Speed or delay of latch decides operating frequency of comparator which depends upon the total transconductance offered by the latch stage. Latch is made of two cross-coupled inverters with positive feedback configuration.

MODIFIED PREAMPLIFIER CIRCUIT

This work presents the comparative analysis of parameters of preamplifier circuit which is used in comparator circuit. The modified preamplifier circuit presented in Fig. 11 in order to enhance the performance parameters of the circuit than the existing circuit. The minimization in power consumption and delay with optimum offset voltage of the preamplifier circuit is carried out under. The voltage variation across output arms of V_{outp} and V_{outn} is to be made as higher as possible, since these two outputs have to be strong enough to operate the latch stage of the comparator circuit. Each arm of modified preamplifier circuit as shown in Fig.11 is entirely dependent upon biasing of each transistor. Supply is minimized up to the minimum and fixed around the optimum level and it can operate the circuitry only not in excess level. When modified preamplifier generated perfect response, operating regions of transistor M3 in linear, M1a and M1b are both in saturation region, M2a and M2b are in cutoff or sub threshold region while tests are carried out. All calculations of power dissipation, delay and offset are carried out using calculation function of cadence EDA tool as depicted in Tables 1 and 2. In order to measure the qualitative data obtained through tests carried out in comparison to earlier work, performance of modified preamplifier circuit is better on power consumption and delay with optimum offset voltage grounds.




Figure 11. Preamplifier Circuit (A. Khorami & M. J. E. L. Sharifkhani, 2016) with modified aspect ratio of PMOS

RESULTS AND DISCUSSIONS

The modified preamplifier is suitable for lower frequency in oversampled ADC's applications as it consumes less power, so its sensitivity rises at the same time when the weakest signal is also detectable. In comparison of modified preamplifier with the preceding published work and (Wang et al., 2019) improved results are reflected in comparison Table 2. The modified preamplifier circuit achieves $210.345\mu\text{W}$ and $226.72\mu\text{W}$ power consumption with 224ps and 156.036ps delay respectively at 2.67mV offset voltage and 1.2 V supply voltage which is very less among previous work carried out (Hassanpourghadi, Zamani, & Sharifkhani, 2014).

Table 1. Performance analysis with the conventional circuit

S.No.	Parameters	Conventional [1]	This work Test 1	This work Test 2
1	Power consumed (μW)	345.437	210.34	226.72
2	Delay (ps)	294.132	224	156.03
3	V_{offset} (mV)	2	2.67	2.67
4	% Change in Power than Conventional [1]	-	33.81%	34.36%
5	% Change in Delay than Preamplifier [1]	-	23.84%	46.96%

Table 2. Power comparison of this work with the reported and conventional circuits

S. No.	Parameter	[2]	[3]	[4]	[6] @ 65nm	[7]	Conv. [1]	This work Test 1	This work Test 2
1	Power consumed (μW)	420	420	230	4.14	230	345.4	210.34	226.72

CONCLUSION

In this paper, the comparative analysis has been done to understand the different types of preamplifiers which are the primary circuit part of the comparator. Moreover a small modification in the width has been performed in PMOS transistor in the preamplifier circuit in order to optimize the power consumption and delay with respect to a conventional and existing preamplifier circuits as well. The simulation is performed using virtuoso design environment by using cadence EDA. The preamplifier is implemented using 180nm CMOS technology node. The power saving of this circuit is about 46.96% when compared with the conventional circuit. Thus, modified preamplifier reflects a high speed, low offset and low power circuit is an effective application in latch-based comparator circuits significantly.

REFERENCES

- A. Khorami and M. Sharifkhani, "Low Power Technique for Dynamic Comparator," *Electronics Letter*, vol. 52, no. 7, pp. 509-511, April 2016.
- A. Khorami and M. Sharifkhani, "High-speed low-power comparator for analog to digital converters," *AEU- International Journal of Electron. and Commun.*, vol. 70, no. 7, pp. 886-894, Apr. 2016.
- A. Khorami and M. Sharifkhani, "A high-speed method of dynamic comparators for SAR analog to digital converters" in *IEEE int. Mid. symp. on cir. and sys. (MWSCAS)*, pp. 1-4, Oct 2016.
- A. Khorami, M. B. Dastjerdi and A. F. Ahmadi, "A low power high-speed comparator for analog to digital converters," in *Proc.IEEE int. Symp. Circuits Syst. (ISCAS)*, pp. 2010-2013, May 2016.
- A. Khorami and M. Sharifkhani, "Excess power elimination in high resolution dynamic comparators," in *Microelectron. J.*, vol. 64, pp. 45-52, Jun. 2017.

- H. Naseri and S. Timarchi**, "Low-power and fast full adder by exploring new XOR and XNOR gates," *IEEE trans. very large scale integr. (VLSI) syst.*, vol. 26, no. 8, pp. 1481-1493, Mar. 2018.
- Y. Wang, M. Yao, B. Guo, Z. Wu, W. Fan, J. Liou** "A low power-power high-speed dynamic comparator with a transconductance-enhanced latching stage" in *IEEE Access*, vol. 7, pp. 93396-93403, June 2019.
- A. Khorami, M. Sharifkhani**, "A low-power high-speed comparator for precise applications" in *IEEE Trans. of very large scale integr.(VLSI) syst.*, vol. 26, no.10, pp. 2038-2049, Oct.2018.
- S. B. Mashadi, R. Lutfi**, "Analysis and design of a low-voltage low-power double-tail comparator", in *IEEE trans. of very large scale integr. (VLSI) syst.* vol. 22, no. 2, pp. 343-352, Feb. 2014.
- M. Hassanpoughadi, M. Zamani, M. Sharifkhani**, "A low-power low-offset dynamic comparator for analog to digital converters," in *Microelectron. J.*, vol. 45, no. 2, pp. 256-262, Feb. 2014.
- V. Savani, N. M. Devashrayee**, "Design and analysis of low-power high-speed shared charge reset technique based dynamic latch comparator," in *Microelectron. J.*, vol. 74, pp. 116-126, Apr. 2018.
- M. Al-Qadasi, A. Alshehri, A. S. Almansouri, T. Al-Attar, H. Fariborzi**, "A high speed dynamic strongARM latch comparator," in *IEEE int. Midwest symp. on circuits. and syst. (MWSCAS)*, pp. 540-541, Aug. 2018.
- L. Filippin, B. Taskin**, "The adiabatically driven strongARM comparator" in *IEEE trans. on circuits and syst. II (TCSII)*, vol. 66 , no. 12, pp. 1957-1961, Dec. 2019.
- A. Almansouri, A. Alturki, A. Alshehri, T. Al-Attar, H. Fariborzi**, "Improved strongARM latch comparator: design, analysis and performance evaluation" in *IEEE int. conf. on Ph.D research in microelectronics and electron. (PRIME)*, pp. 89-92, Jun. 2017.
- A. D. Shinde, M. Sharma**, "Low-power, area efficient dynamic comparator with reduced activity factor" in *IEEE int. conf. on inform., commun., instrument. and control (ICICIC)*, pp. 1-5, Aug. 2017.